Home Explore Help
Sign In
Thorsten
/
vexriscv_mem_mapped_example
1
0
Fork 0
Code Issues 0 Pull Requests 0 Projects 0 Releases 0 Wiki Activity
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
12 Commits
1 Branch
6.8 MiB
C 59.2%
Scala 30.2%
Makefile 7.2%
Assembly 3.4%
 
 
 
 
Tree: d7b372a437
master
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from 'd7b372a437'
${ noResults }
vexriscv_mem_mapped_example/ulx3s
History
Thorsten Knoll d7b372a437 tested mem-mapped example for sim and ulx3s 4 years ago
..
Makefile cleaned project for C in sim and ulx3s 4 years ago
PQVexRiscvUlx3s.bit cleaned project for C in sim and ulx3s 4 years ago
PQVexRiscvUlx3s.config cleaned project for C in sim and ulx3s 4 years ago
PQVexRiscvUlx3s.json cleaned project for C in sim and ulx3s 4 years ago
PQVexRiscvUlx3s.v tested mem-mapped example for sim and ulx3s 4 years ago
PQVexRiscvUlx3s.ys cleaned project for C in sim and ulx3s 4 years ago
PQVexRiscvUlx3s_yosys.log tested mem-mapped example for sim and ulx3s 4 years ago
ulx3s_v20_constraints.lpf cleaned project for C in sim and ulx3s 4 years ago
Powered by Gitea Version: 1.13.0-rc2 Page: 669ms Template: 18ms
English
English 简体中文 繁體中文(香港) 繁體中文(台灣) Deutsch français Nederlands latviešu русский Українська 日本語 español português do Brasil Português de Portugal polski български italiano suomi Türkçe čeština српски svenska 한국어
Licenses API Website Go1.15.4