Thorsten
/
vexriscv_mem_mapped_aes128
1
0
Fork 0
Code Issues 0 Pull Requests 0 Projects 0 Releases 0 Wiki Activity
A VexRiscv with AES128 on the memory mapped bus. Works in simulation and on the ULX3S.
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
3 Commits
1 Branch
376 KiB
 
 
 
 
 
Tree: 950b707c9f
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from '950b707c9f'
${ noResults }
vexriscv_mem_mapped_aes128/vexriscv/src/main/scala/quantumrisc
Thorsten Knoll 950b707c9f spinal code cleaning 4 years ago
..
MulPlugins.scala init push 4 years ago
MyMem.scala spinal code cleaning 4 years ago
PQVexRiscv.scala init push 4 years ago
PQVexRiscvSim.scala init push 4 years ago
PQVexRiscvUlx3s.scala init push 4 years ago