Thorsten
/
vexriscv_mem_mapped_aes128
1
0
Fork 0
Code Issues 0 Pull Requests 0 Projects 0 Releases 0 Wiki Activity
A VexRiscv with AES128 on the memory mapped bus. Works in simulation and on the ULX3S.
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
1 Commit
1 Branch
376 KiB
Tree: 758af12300
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from '758af12300'
${ noResults }
vexriscv_mem_mapped_aes128/ulx3s/PQVexRiscvUlx3s.ys

2 lines
69 B
Raw Normal View History

init push
4 years ago
​
 
  1. read_verilog PQVexRiscvUlx3s.v
  2. synth_ecp5 -json PQVexRiscvUlx3s.json