Browse Source

update readme

master
Thorsten Knoll 4 years ago
parent
commit
e4e90fd17e
1 changed files with 9 additions and 9 deletions
  1. +9
    -9
      README.md

+ 9
- 9
README.md View File

@ -5,25 +5,25 @@ Use the Virtual Machine 1.5 from:
[https://random-oracles.org/risc-v/](https://random-oracles.org/risc-v/)
### Starting the Vexriscv Simulation
Open console, change to folder 'vexriscv' and run
Open console, change to folder `vexriscv` and run
```
sbt "runMain mupq.PQVexRiscvSim"
```
### Connecting openocd-vexriscv
Open new console, change to folder 'vexriscv' and run
'''
Open new console, change to folder `vexriscv` and run
```
openocd-vexriscv -f vexriscvsim.cfg
'''
```
### Compile and run the C code
Open new console (the third one), change to folder 'c_project' and compile the project:
'''
Open new console (the third one), change to folder `c_project` and compile the project:
```
make
'''
```
Then load the created ELF file into the simulation via GDB:
'''
```
riscv64-unknown-elf-gdb -tui -ex 'set remotetimeout 15' -ex 'target remote :3333' -ex 'load' -ex 'break main' -ex 'continue' main
'''
```
Set some more breakpoints and step through the code with 'c' (continue). You will see the UART output in console 1 (vexriscv sim).

Loading…
Cancel
Save