Thorsten
/
vexriscv_mem_mapped_example
1
0
Fork 0
Code Issues 0 Pull Requests 0 Projects 0 Releases 0 Wiki Activity
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
17 Commits
1 Branch
6.8 MiB
Tree: 5e6247a4d5
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from '5e6247a4d5'
${ noResults }
vexriscv_mem_mapped_example/c_project/ld/pqvexriscvsim.ld

14 lines
276 B
Raw Normal View History

reworked Makefiles, project structure and unified the codebase
4 years ago
​
​
​
​
​
​
​
​
​
​
​
​
​
 
  1. OUTPUT_FORMAT("elf32-littleriscv", "elf32-littleriscv", "elf32-littleriscv")
  2. OUTPUT_ARCH(riscv)
  3. 

  4. ENTRY( _start )
  5. 

  6. __ram_size = 384K;
  7. 

  8. MEMORY
  9. {
  10.   rom (wxa!ri) : ORIGIN = 0x80000000, LENGTH = 256K
  11.   ram (wxa!ri) : ORIGIN = 0x80040000, LENGTH = 128K
  12. }
  13. 

  14. INCLUDE ld/nonvolatile.ld