Thorsten
/
vexriscv_mem_mapped_aes128
1
0
Fork 0
Code Issues 0 Pull Requests 0 Projects 0 Releases 0 Wiki Activity
A VexRiscv with AES128 on the memory mapped bus. Works in simulation and on the ULX3S.
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
3 Commits
1 Branch
376 KiB
Tree: 950b707c9f
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from '950b707c9f'
${ noResults }
vexriscv_mem_mapped_aes128/vexriscv/tf2323h_openocd.cfg

19 lines
511 B
Raw Normal View History

init push
4 years ago
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
​
 
  1. # ---- FT232H Adapter -----
  2. interface ftdi
  3. # source [find interface/ftdi/um232h.cfg]
  4. # ftdi_serial "TN34GV0F"
  5. ftdi_vid_pid 0x0403 0x6014
  6. ftdi_layout_init 0x0008 0x400b
  7. adapter_khz 20000
  8. transport select jtag
  9. 

  10. 

  11. # Adapt this to your favourite FTDI-based debugger
  12. # source [find interface/ftdi/um232h.cfg]
  13. # ftdi_serial "TN34GV0F"
  14. 

  15. # The Murax target needs a YAML file, even if it is empty
  16. set MURAX_CPU0_YAML cpu0.yaml
  17. 

  18. # The Murax target should work for all PQVexRiscv based chips
  19. source [find target/murax.cfg]