.device LFE5U-85F .comment Part: LFE5U-85F-6CABGA381 .tile CIB_R10C3:PVT_COUNT2 unknown: F2B0 unknown: F3B0 unknown: F5B0 unknown: F11B0 unknown: F13B0 .tile CIB_R11C125:CIB_LR arc: W3_H06W0303 JF5 .tile CIB_R1C100:CIB arc: W3_H06W0203 E3_H06W0103 .tile CIB_R1C105:CIB arc: W3_H06W0003 JQ0 .tile CIB_R1C106:CIB arc: W3_H06W0103 E3_H06W0003 .tile CIB_R1C112:CIB arc: W3_H06W0003 JQ0 .tile CIB_R1C114:CIB arc: JA0 V02N0501 enum: CIB.JB0MUX 0 .tile CIB_R1C27:CIB arc: S3_V06S0003 E3_H06W0003 .tile CIB_R1C33:CIB arc: S3_V06S0303 E3_H06W0303 arc: W3_H06W0003 E3_H06W0303 .tile CIB_R1C39:CIB arc: W3_H06W0303 E3_H06W0203 .tile CIB_R1C45:CIB arc: W3_H06W0203 E3_H06W0103 .tile CIB_R1C51:CIB arc: W3_H06W0103 E3_H06W0103 .tile CIB_R1C57:CIB arc: W3_H06W0103 E3_H06W0003 .tile CIB_R1C63:CIB arc: W3_H06W0003 E3_H06W0303 .tile CIB_R1C69:CIB arc: W3_H06W0303 E3_H06W0203 .tile CIB_R1C75:CIB arc: JD7 E1_H01W0100 arc: W3_H06W0203 E3_H06W0203 .tile CIB_R1C76:CIB arc: H01W0100 E3_H06W0303 .tile CIB_R1C81:CIB arc: W3_H06W0203 E3_H06W0103 .tile CIB_R1C82:CIB arc: W3_H06W0303 E3_H06W0303 .tile CIB_R1C87:CIB arc: W3_H06W0103 E3_H06W0103 .tile CIB_R1C88:CIB arc: W3_H06W0303 E3_H06W0203 .tile CIB_R1C93:CIB arc: W3_H06W0103 E3_H06W0103 .tile CIB_R1C94:CIB arc: W3_H06W0203 E3_H06W0203 .tile CIB_R1C99:CIB arc: W3_H06W0103 E3_H06W0003 .tile CIB_R22C10:CIB_EBR arc: E1_H02E0101 W1_H02E0101 arc: E1_H02E0301 S3_V06N0003 arc: E1_H02E0601 V02N0601 arc: E3_H06E0003 W3_H06E0003 arc: H00L0100 V02S0101 arc: H01W0100 JQ6 arc: JA0 V02N0701 arc: JA1 W1_H02E0501 arc: JA2 W1_H02E0701 arc: JA3 V00T0000 arc: JA4 V00B0000 arc: JA5 V02N0301 arc: JC0 N1_V01N0001 arc: JC1 W1_H02E0401 arc: JC2 W1_H02E0601 arc: JC3 H02E0401 arc: JC4 V02N0201 arc: JC5 V02N0001 arc: JCE1 W1_H02E0101 arc: JCLK0 G_HPBX0000 arc: JD6 H00L0100 arc: N1_V01N0001 S3_V06N0003 arc: V00B0000 V02N0201 arc: V00T0000 H02E0201 arc: V01S0100 S3_V06N0303 enum: CIB.JB5MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD4MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JD7MUX 0 enum: CIB.JB6MUX 0 enum: CIB.JB7MUX 0 .tile CIB_R22C11:CIB_EBR arc: E1_H02E0101 S1_V02N0101 arc: JA0 V02N0701 arc: JA1 V02N0701 arc: JA2 W1_H02E0701 arc: JA3 W1_H02E0701 arc: JA4 V02N0101 arc: JA5 V02N0101 arc: JA6 V02N0301 arc: JA7 V02N0301 arc: JC0 V02N0601 arc: JC1 V02N0601 arc: JC2 S1_V02N0601 arc: JC3 S1_V02N0601 arc: JC4 V00T0100 arc: JC5 V00T0100 arc: JC6 V00T0000 arc: JC7 V00T0000 arc: JCLK0 G_HPBX0000 arc: JLSR1 V00B0100 arc: S3_V06S0303 H06W0303 arc: V00B0100 S1_V02N0301 arc: V00T0000 W1_H02E0001 arc: V00T0100 W1_H02E0301 arc: V01S0000 S3_V06N0103 arc: V01S0100 S3_V06N0303 arc: W1_H02W0401 S3_V06N0203 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD0MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 .tile CIB_R22C12:CIB_EBR arc: E1_H02E0401 V02N0401 arc: H00L0100 V02N0301 arc: JA0 H00L0100 arc: JA1 H00L0100 arc: JA4 H02W0701 arc: JA5 H02W0701 arc: JA6 V02N0101 arc: JA7 V02N0101 arc: JC0 W1_H02E0601 arc: JC1 W1_H02E0601 arc: JC4 V00T0100 arc: JC5 V00T0100 arc: JC6 V02N0001 arc: JC7 V02N0001 arc: JCE1 W1_H02E0101 arc: JCLK0 G_HPBX0000 arc: V00T0100 W1_H02E0301 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD6MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JB7MUX 0 .tile CIB_R22C13:CIB_EBR arc: E3_H06E0003 JQ0 arc: E3_H06E0103 S3_V06N0103 arc: JA0 E1_H02W0701 arc: JA1 E1_H02W0701 arc: JA2 V02N0701 arc: JA3 V02N0701 arc: JA4 V02N0101 arc: JA5 V02N0101 arc: JA6 V02N0301 arc: JA7 V02N0301 arc: JC0 S1_V02N0401 arc: JC1 S1_V02N0401 arc: JC2 E1_H02W0401 arc: JC3 E1_H02W0401 arc: JC4 V02N0001 arc: JC5 V02N0001 arc: JC6 V00T0100 arc: JC7 V00T0100 arc: JCLK0 G_HPBX0000 arc: JD0 S1_V02N0001 arc: JLSR1 H02W0501 arc: S3_V06S0003 H06E0003 arc: S3_V06S0303 E3_H06W0303 arc: V00T0100 W1_H02E0101 arc: V01S0100 S3_V06N0303 arc: W1_H02W0701 V02S0701 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD1MUX 0 enum: CIB.JB0MUX 0 .tile CIB_R22C14:CIB_EBR arc: E1_H02E0301 V02N0301 arc: E1_H02E0701 V02N0701 arc: H00L0000 S1_V02N0001 arc: H00R0000 S1_V02N0401 arc: H00R0100 S1_V02N0701 arc: JA0 V02N0501 arc: JA1 H00R0000 arc: JA4 V00T0100 arc: JA5 V00T0000 arc: JA6 S1_V02N0101 arc: JA7 V00T0100 arc: JC0 V02N0401 arc: JC1 H00L0000 arc: JC4 S1_V02N0001 arc: JC5 S1_V02N0201 arc: JC6 S1_V02N0201 arc: JC7 W1_H02E0401 arc: JCE1 H00R0100 arc: JCLK0 G_HPBX0000 arc: V00T0000 V02N0601 arc: V00T0100 V02N0701 arc: W1_H02W0501 S1_V02N0501 arc: W3_H06W0303 E3_H06W0303 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JLSR1MUX 0 .tile CIB_R22C15:CIB_EBR arc: H00L0100 S1_V02N0101 arc: JA0 S1_V02N0701 arc: JA1 S1_V02N0701 arc: JA2 V00B0000 arc: JA3 V00B0000 arc: JA4 V02N0101 arc: JA5 V02N0101 arc: JA6 H02W0501 arc: JA7 H02W0501 arc: JC0 H00L0100 arc: JC1 H00L0100 arc: JC2 V02N0401 arc: JC3 V02N0401 arc: JC4 S1_V02N0001 arc: JC5 S1_V02N0001 arc: JC6 S1_V02N0201 arc: JC7 S1_V02N0201 arc: JCLK0 G_HPBX0000 arc: JD2 H02W0201 arc: JLSR1 H02E0301 arc: S3_V06S0103 JQ2 arc: V00B0000 V02N0001 arc: W1_H02W0401 V02N0401 arc: W1_H02W0701 S1_V02N0701 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD3MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JB1MUX 0 .tile CIB_R22C16:CIB_EBR arc: E1_H02E0201 V02N0201 arc: E1_H02E0301 S3_V06N0003 arc: H00R0100 S1_V02N0701 arc: JA0 V02N0701 arc: JA1 V02N0701 arc: JA4 V02N0101 arc: JA5 V02N0101 arc: JA6 W1_H02E0701 arc: JA7 W1_H02E0701 arc: JC0 V02N0401 arc: JC1 V02N0401 arc: JC4 S1_V02N0001 arc: JC5 S1_V02N0001 arc: JC6 V00T0100 arc: JC7 V00T0100 arc: JCE1 H00R0100 arc: JCLK0 G_HPBX0000 arc: S3_V06S0003 H06E0003 arc: S3_V06S0303 E3_H06W0303 arc: V00T0100 S1_V02N0501 arc: W1_H02W0201 N1_V01S0000 arc: W1_H02W0501 V02N0501 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JLSR1MUX 0 .tile CIB_R22C17:CIB_EBR arc: E1_H02E0101 V06N0103 arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0701 N1_V01S0100 arc: E3_H06E0203 JQ4 arc: JD4 H02E0201 arc: S3_V06S0003 E3_H06W0003 enum: CIB.JLSR0MUX 0 enum: CIB.JCLK0MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JCE0MUX 1 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JCLK1MUX 0 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB4MUX 0 .tile CIB_R22C18:CIB_EBR arc: E1_H02E0301 W1_H02E0301 arc: E1_H02E0401 V02N0401 arc: E1_H02E0601 V06N0303 arc: E1_H02E0701 V06N0203 arc: JA0 N1_V02S0701 arc: JA1 N1_V02S0701 arc: JA2 S1_V02N0701 arc: JA3 S1_V02N0701 arc: JA4 H02E0701 arc: JA5 H02E0701 arc: JA6 V02N0301 arc: JA7 V02N0301 arc: JC0 H02W0401 arc: JC1 H02W0401 arc: JC2 V02N0401 arc: JC3 V02N0401 arc: JC4 S1_V02N0201 arc: JC5 S1_V02N0201 arc: JC6 V02N0201 arc: JC7 V02N0201 arc: JCLK0 G_HPBX0000 arc: JLSR1 E1_H02W0501 arc: S1_V02S0001 H06W0003 arc: S3_V06S0003 E1_H01W0000 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 .tile CIB_R22C19:CIB_EBR arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0601 S1_V02N0601 arc: E1_H02E0701 S1_V02N0701 arc: E3_H06E0103 W3_H06E0103 arc: H00L0100 H02E0301 arc: H00R0000 V02S0601 arc: H01W0000 JQ6 arc: JA0 H00L0100 arc: JA1 H00R0000 arc: JA2 H02E0701 arc: JA3 V02S0701 arc: JA4 V00B0000 arc: JA5 S1_V02N0101 arc: JC0 H00L0100 arc: JC1 V02S0601 arc: JC2 H02E0601 arc: JC3 V02S0401 arc: JC4 S1_V02N0201 arc: JC5 W1_H02E0401 arc: JCE1 W1_H02E0101 arc: JCLK0 G_HPBX0000 arc: JD6 H02W0001 arc: S3_V06S0003 H06W0003 arc: S3_V06S0103 E3_H06W0103 arc: V00B0000 S1_V02N0201 arc: W1_H02W0401 S1_V02N0401 arc: W3_H06W0303 E3_H06W0303 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JD7MUX 0 enum: CIB.JB6MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD4MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JD5MUX 0 .tile CIB_R22C20:CIB_EBR arc: E1_H02E0601 V02S0601 arc: E1_H02E0701 V02S0701 arc: H00L0000 S1_V02N0201 arc: JA0 H00L0000 arc: JA1 H00L0000 arc: JA2 H02W0501 arc: JA3 H02W0501 arc: JA4 V02S0101 arc: JA5 V02S0101 arc: JA6 H02E0701 arc: JA7 H02E0701 arc: JC0 H02E0401 arc: JC1 H02E0401 arc: JC2 W1_H02E0401 arc: JC3 W1_H02E0401 arc: JC4 H02W0401 arc: JC5 H02W0401 arc: JC6 V02N0201 arc: JC7 V02N0201 arc: JCLK0 G_HPBX0000 arc: JLSR1 V00B0000 arc: S3_V06S0103 E3_H06W0103 arc: S3_V06S0203 H06E0203 arc: V00B0000 V02N0001 arc: W1_H02W0001 V02S0001 arc: W1_H02W0501 V02N0501 arc: W3_H06W0303 E3_H06W0203 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD0MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 .tile CIB_R22C21:CIB_EBR arc: E3_H06E0003 S3_V06N0003 arc: H00R0100 H02E0701 arc: JA0 S1_V02N0701 arc: JA1 S1_V02N0701 arc: JA4 V00T0000 arc: JA5 V00T0000 arc: JA6 V02N0301 arc: JA7 V02N0301 arc: JC0 H02E0601 arc: JC1 H02E0601 arc: JC4 H02W0401 arc: JC5 W1_H02E0601 arc: JC6 S1_V02N0201 arc: JC7 S1_V02N0201 arc: JCE1 H00R0100 arc: JCLK0 G_HPBX0000 arc: S3_V06S0203 E3_H06W0203 arc: V00T0000 V02N0401 arc: W1_H02W0401 S1_V02N0401 arc: W1_H02W0501 S1_V02N0501 arc: W3_H06W0003 E1_H01W0000 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD6MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JB7MUX 0 .tile CIB_R22C22:CIB_EBR arc: E1_H02E0401 S3_V06N0203 arc: E1_H02E0501 N1_V01S0100 arc: E3_H06E0003 S3_V06N0003 arc: E3_H06E0203 S3_V06N0203 arc: H00L0100 V02S0101 arc: H01W0000 JQ0 arc: JA0 V02N0701 arc: JA1 V02N0701 arc: JA2 H00L0100 arc: JA3 H00L0100 arc: JA4 V02S0301 arc: JA5 V02S0301 arc: JA6 E1_H02W0501 arc: JA7 E1_H02W0501 arc: JC0 H02W0401 arc: JC1 H02W0401 arc: JC2 V02S0401 arc: JC3 V02S0401 arc: JC4 V02S0201 arc: JC5 V02S0201 arc: JC6 V02N0201 arc: JC7 V02N0201 arc: JCLK0 G_HPBX0000 arc: JD0 H02W0001 arc: JLSR1 V00B0000 arc: S3_V06S0203 E3_H06W0203 arc: V00B0000 V02N0001 arc: W1_H02W0401 S3_V06N0203 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0303 E3_H06W0303 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD1MUX 0 enum: CIB.JB0MUX 0 .tile CIB_R22C23:CIB_EBR arc: E1_H02E0101 V02N0101 arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0401 V02N0401 arc: H00R0000 V02S0401 arc: JA0 H02E0501 arc: JA1 V02N0701 arc: JA4 S1_V02N0101 arc: JA5 H02E0501 arc: JA6 V00T0100 arc: JA7 S1_V02N0101 arc: JC0 V02N0401 arc: JC1 H02E0401 arc: JC4 H02E0401 arc: JC5 H02W0401 arc: JC6 H02W0401 arc: JC7 V01N0101 arc: JCE1 H00R0000 arc: JCLK0 G_HPBX0000 arc: S3_V06S0203 E1_H01W0000 arc: V00T0100 V02N0701 arc: W1_H02W0001 S3_V06N0003 arc: W1_H02W0401 S1_V02N0401 arc: W3_H06W0003 E3_H06W0303 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JLSR1MUX 0 .tile CIB_R22C24:CIB_EBR arc: E1_H02E0401 V06N0203 arc: E1_H02E0501 W1_H02E0401 arc: E1_H02E0701 S3_V06N0203 arc: H01W0000 JQ2 arc: JA0 V02S0501 arc: JA1 V02S0501 arc: JA2 S1_V02N0701 arc: JA3 S1_V02N0701 arc: JA4 V02S0301 arc: JA5 V02S0301 arc: JA6 V00T0100 arc: JA7 V00T0100 arc: JC0 V02S0401 arc: JC1 V02S0401 arc: JC2 H02W0601 arc: JC3 H02W0601 arc: JC4 H02W0401 arc: JC5 H02W0401 arc: JC6 V02N0201 arc: JC7 V02N0201 arc: JCLK0 G_HPBX0000 arc: JD2 H02W0201 arc: JLSR1 H02E0301 arc: S3_V06S0103 E3_H06W0103 arc: V00T0100 V02N0501 arc: W1_H02W0401 V02N0401 arc: W1_H02W0501 V02N0501 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD3MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JB1MUX 0 .tile CIB_R22C25:CIB_EBR arc: E1_H02E0001 V01N0001 arc: E1_H02E0201 S1_V02N0201 arc: E1_H02E0401 S3_V06N0203 arc: E1_H02E0501 V02N0501 arc: E1_H02E0601 S3_V06N0303 arc: E3_H06E0303 S3_V06N0303 arc: JA0 V02N0701 arc: JA1 V02N0701 arc: JA4 H02E0701 arc: JA5 H02E0701 arc: JA6 V02S0101 arc: JA7 V02S0101 arc: JC0 W1_H02E0401 arc: JC1 W1_H02E0401 arc: JC4 V02N0001 arc: JC5 V00B0100 arc: JC6 H02E0401 arc: JC7 H02E0401 arc: JCE1 W1_H02E0101 arc: JCLK0 G_HPBX0000 arc: V00B0100 H02E0501 arc: V01S0000 S3_V06N0103 arc: W1_H02W0201 W3_H06E0103 arc: W1_H02W0401 V01N0001 arc: W1_H02W0601 S3_V06N0303 arc: W3_H06W0103 E3_H06W0003 arc: W3_H06W0303 E3_H06W0303 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JLSR1MUX 0 .tile CIB_R22C26:CIB_EBR arc: E1_H02E0001 V02S0001 arc: E1_H02E0101 N1_V01S0100 arc: E1_H02E0301 V06N0003 arc: E1_H02E0401 V02N0401 arc: E1_H02E0701 V06N0203 arc: JD4 H02E0201 arc: W3_H06W0103 E3_H06W0003 arc: W3_H06W0203 JQ4 enum: CIB.JLSR0MUX 0 enum: CIB.JCLK0MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JCE0MUX 1 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JCLK1MUX 0 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB4MUX 0 .tile CIB_R22C27:CIB_EBR arc: E1_H02E0001 V06N0003 arc: E1_H02E0201 S1_V02N0201 arc: E1_H02E0301 V06N0003 arc: E1_H02E0401 N1_V01S0000 arc: E1_H02E0501 W1_H02E0401 arc: E1_H02E0701 N1_V01S0100 arc: E3_H06E0103 W3_H06E0003 arc: JA0 H02E0701 arc: JA1 H02E0701 arc: JA2 V02N0501 arc: JA3 V02N0501 arc: JA4 V02N0101 arc: JA5 V02N0101 arc: JA6 W1_H02E0501 arc: JA7 W1_H02E0501 arc: JC0 S1_V02N0401 arc: JC1 S1_V02N0401 arc: JC2 W1_H02E0601 arc: JC3 W1_H02E0601 arc: JC4 V00T0000 arc: JC5 V00T0000 arc: JC6 V00B0100 arc: JC7 V00B0100 arc: JCLK0 G_HPBX0000 arc: JLSR1 H02E0301 arc: V00B0100 S1_V02N0101 arc: V00T0000 W1_H02E0001 arc: W3_H06W0203 E3_H06W0103 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 .tile CIB_R22C28:CIB_EBR arc: E1_H02E0001 W3_H06E0003 arc: E1_H02E0101 W1_H02E0001 arc: E1_H02E0201 S3_V06N0103 arc: E1_H02E0401 V02N0401 arc: E1_H02E0701 S1_V02N0701 arc: E3_H06E0103 S3_V06N0103 arc: E3_H06E0203 W3_H06E0203 arc: E3_H06E0303 W3_H06E0203 arc: H00L0100 H02E0301 arc: H00R0100 V02S0701 arc: JA0 H02E0501 arc: JA1 V02S0701 arc: JA2 V00T0000 arc: JA3 S1_V02N0701 arc: JA4 V00B0000 arc: JA5 V00T0100 arc: JC0 N1_V01N0001 arc: JC1 H00R0100 arc: JC2 H00L0100 arc: JC3 S1_V02N0401 arc: JC4 W1_H02E0401 arc: JC5 V00T0100 arc: JCE1 W1_H02E0101 arc: JCLK0 G_HPBX0000 arc: JD6 S1_V02N0601 arc: N1_V01N0001 S3_V06N0003 arc: V00B0000 W1_H02E0401 arc: V00T0000 H02E0001 arc: V00T0100 V02N0701 arc: W3_H06W0003 E3_H06W0303 arc: W3_H06W0203 E3_H06W0103 arc: W3_H06W0303 JQ6 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JD7MUX 0 enum: CIB.JB6MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD4MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JD5MUX 0 .tile CIB_R22C29:CIB_EBR arc: E1_H02E0301 W1_H02E0201 arc: E1_H02E0601 W1_H02E0301 arc: E1_H02E0701 S1_V02N0701 arc: JA0 V02S0501 arc: JA1 V02S0501 arc: JA2 V00B0000 arc: JA3 V00B0000 arc: JA4 V02N0101 arc: JA5 V02N0101 arc: JA6 W1_H02E0701 arc: JA7 W1_H02E0701 arc: JC0 H02W0601 arc: JC1 H02W0601 arc: JC2 V02N0401 arc: JC3 V02N0401 arc: JC4 H02E0401 arc: JC5 H02E0401 arc: JC6 V02S0201 arc: JC7 V02S0201 arc: JCLK0 G_HPBX0000 arc: JLSR1 V00T0000 arc: V00B0000 W1_H02E0401 arc: V00T0000 S1_V02N0401 arc: W3_H06W0303 E3_H06W0203 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD0MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 .tile CIB_R22C30:CIB_EBR arc: E1_H02E0001 W1_H02E0001 arc: E1_H02E0101 V02N0101 arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0501 V02N0501 arc: E1_H02E0601 V02N0601 arc: H00L0000 V02N0001 arc: JA0 H00L0000 arc: JA1 H00L0000 arc: JA4 V00T0100 arc: JA5 V00T0100 arc: JA6 W1_H02E0701 arc: JA7 W1_H02E0701 arc: JC0 V02S0401 arc: JC1 V02S0401 arc: JC4 V00T0000 arc: JC5 V00T0000 arc: JC6 H02E0601 arc: JC7 H02E0601 arc: JCE1 W1_H02E0101 arc: JCLK0 G_HPBX0000 arc: V00T0000 W1_H02E0201 arc: V00T0100 V02S0701 arc: W1_H02W0601 N1_V01S0000 arc: W3_H06W0103 E3_H06W0103 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD6MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JB7MUX 0 .tile CIB_R22C31:CIB_EBR arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0601 V06N0303 arc: E3_H06E0003 W3_H06E0303 arc: H00L0000 H02E0001 arc: H00L0100 W1_H02E0301 arc: H00R0000 E1_H02W0601 arc: JA0 H00R0000 arc: JA1 H00R0000 arc: JA2 S1_V02N0701 arc: JA3 S1_V02N0701 arc: JA4 V00T0100 arc: JA5 V00T0100 arc: JA6 H00L0000 arc: JA7 H00L0000 arc: JC0 H00L0100 arc: JC1 H00L0100 arc: JC2 H02W0401 arc: JC3 H02W0401 arc: JC4 H02E0601 arc: JC5 H02E0601 arc: JC6 H02E0401 arc: JC7 V00B0100 arc: JCLK0 G_HPBX0000 arc: JD0 V02S0001 arc: JLSR1 V00T0000 arc: V00B0100 W1_H02E0701 arc: V00T0000 V02N0401 arc: V00T0100 H02E0101 arc: W3_H06W0003 JQ0 arc: W3_H06W0303 E3_H06W0303 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD1MUX 0 enum: CIB.JB0MUX 0 .tile CIB_R22C32:CIB_EBR arc: E1_H02E0101 V02N0101 arc: E1_H02E0301 V02N0301 arc: E1_H02E0401 V02N0401 arc: E1_H02E0501 V01N0101 arc: E1_H02E0601 S1_V02N0601 arc: H00L0100 S1_V02N0101 arc: H00R0100 S1_V02N0701 arc: JA0 H00L0100 arc: JA1 S1_V02N0501 arc: JA4 W1_H02E0501 arc: JA5 S1_V02N0101 arc: JA6 V00T0100 arc: JA7 W1_H02E0501 arc: JC0 H02E0601 arc: JC1 S1_V02N0401 arc: JC4 S1_V02N0001 arc: JC5 H02E0401 arc: JC6 H02E0401 arc: JC7 H02E0601 arc: JCE1 H00R0100 arc: JCLK0 G_HPBX0000 arc: V00T0100 S1_V02N0501 arc: W1_H02W0401 E1_H01W0000 arc: W3_H06W0003 E3_H06W0303 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JLSR1MUX 0 .tile CIB_R22C33:CIB_EBR arc: E1_H02E0001 V06N0003 arc: E1_H02E0501 V02N0501 arc: H00R0000 V02S0601 arc: H01W0000 W3_H06E0103 arc: JA0 H00R0000 arc: JA1 H00R0000 arc: JA2 V00B0000 arc: JA3 V00B0000 arc: JA4 H02E0501 arc: JA5 H02E0501 arc: JA6 V02N0301 arc: JA7 V02N0301 arc: JC0 N1_V01S0100 arc: JC1 N1_V01S0100 arc: JC2 S1_V02N0401 arc: JC3 S1_V02N0401 arc: JC4 H02W0401 arc: JC5 H02W0401 arc: JC6 V02S0001 arc: JC7 V02S0001 arc: JCLK0 G_HPBX0000 arc: JD2 V02N0201 arc: JLSR1 H02E0301 arc: V00B0000 V02S0201 arc: W1_H02W0601 V01N0001 arc: W3_H06W0103 JQ2 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD3MUX 0 enum: CIB.JB2MUX 0 .tile CIB_R22C34:CIB_EBR arc: E1_H01E0101 W3_H06E0203 arc: E1_H02E0101 S3_V06N0103 arc: E1_H02E0301 V02N0301 arc: E1_H02E0401 V02S0401 arc: E1_H02E0501 W3_H06E0303 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0303 W1_H02E0601 arc: JA0 V02N0501 arc: JA1 V02N0501 arc: JA4 H02E0501 arc: JA5 H02E0501 arc: JA6 V00T0100 arc: JA7 V00T0100 arc: JC0 W1_H02E0401 arc: JC1 W1_H02E0401 arc: JC4 E1_H01E0101 arc: JC5 V02N0001 arc: JC6 V00T0000 arc: JC7 V00T0000 arc: JCE1 W1_H02E0101 arc: JCLK0 G_HPBX0000 arc: V00T0000 H02E0001 arc: V00T0100 S1_V02N0701 arc: V01S0000 S3_V06N0103 arc: W1_H02W0401 V02S0401 arc: W3_H06W0103 E3_H06W0003 arc: W3_H06W0303 E3_H06W0303 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JLSR1MUX 0 .tile CIB_R22C35:CIB_EBR arc: E1_H02E0101 V02N0101 arc: E1_H02E0501 V02N0501 arc: E1_H02E0601 V02N0601 arc: E1_H02E0701 V02N0701 arc: JD4 V00B0000 arc: V00B0000 V02S0201 arc: W3_H06W0203 JQ4 enum: CIB.JLSR0MUX 0 enum: CIB.JCLK0MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JCE0MUX 1 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JCLK1MUX 0 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB4MUX 0 .tile CIB_R22C36:CIB_EBR arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0201 V06N0103 arc: E1_H02E0301 V02S0301 arc: E1_H02E0401 W1_H02E0101 arc: E1_H02E0501 W1_H02E0501 arc: E1_H02E0701 V02N0701 arc: E3_H06E0103 V01N0101 arc: H00R0000 V02S0601 arc: JA0 H00R0000 arc: JA1 H00R0000 arc: JA2 V00B0000 arc: JA3 V00B0000 arc: JA4 V00T0100 arc: JA5 V00T0100 arc: JA6 V02N0301 arc: JA7 V02N0301 arc: JC0 N1_V01S0100 arc: JC1 N1_V01S0100 arc: JC2 S1_V02N0401 arc: JC3 S1_V02N0401 arc: JC4 W1_H02E0401 arc: JC5 W1_H02E0401 arc: JC6 V02N0201 arc: JC7 V02N0201 arc: JCLK0 G_HPBX0000 arc: JLSR1 W1_H02E0301 arc: V00B0000 V02S0001 arc: V00T0100 V02N0701 arc: W3_H06W0103 E3_H06W0103 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 .tile CIB_R22C37:CIB_EBR arc: E1_H02E0101 V02N0101 arc: E1_H02E0401 S3_V06N0203 arc: E1_H02E0501 W1_H02E0501 arc: E1_H02E0701 V02N0701 arc: E3_H06E0103 W3_H06E0003 arc: E3_H06E0303 W1_H02E0601 arc: H00L0000 H02E0201 arc: JA0 H02E0501 arc: JA1 H02W0701 arc: JA2 V00T0000 arc: JA3 W1_H02E0501 arc: JA4 W1_H02E0701 arc: JA5 V00T0100 arc: JC0 H02E0401 arc: JC1 V02N0401 arc: JC2 H00L0000 arc: JC3 W1_H02E0601 arc: JC4 V00B0100 arc: JC5 V00T0100 arc: JCE1 W1_H02E0101 arc: JCLK0 G_HPBX0000 arc: JD6 H02E0001 arc: V00B0100 W1_H02E0701 arc: V00T0000 H02E0201 arc: V00T0100 V02N0701 arc: W3_H06W0303 JQ6 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JD7MUX 0 enum: CIB.JB6MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD4MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JD5MUX 0 .tile CIB_R22C38:CIB_EBR arc: E1_H02E0101 V02N0101 arc: E1_H02E0201 V02N0201 arc: E1_H02E0701 V02N0701 arc: H00L0100 W1_H02E0301 arc: JA0 V02S0501 arc: JA1 V02S0501 arc: JA2 H00L0100 arc: JA3 H00L0100 arc: JA4 W1_H02E0701 arc: JA5 W1_H02E0701 arc: JA6 V02N0301 arc: JA7 V02N0301 arc: JC0 S1_V02N0601 arc: JC1 S1_V02N0601 arc: JC2 S1_V02N0401 arc: JC3 S1_V02N0401 arc: JC4 E1_H02W0401 arc: JC5 E1_H02W0401 arc: JC6 V00T0100 arc: JC7 V00T0100 arc: JCLK0 G_HPBX0000 arc: JLSR1 V00B0000 arc: V00B0000 V02N0201 arc: V00T0100 H02E0101 arc: W1_H02W0701 V02N0701 arc: W3_H06W0303 E3_H06W0203 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD0MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 .tile CIB_R22C39:CIB_EBR arc: E1_H02E0401 E1_H01W0000 arc: E1_H02E0501 V01N0101 arc: E1_H02E0601 V02N0601 arc: E3_H06E0303 W1_H02E0501 arc: JA0 W1_H02E0701 arc: JA1 W1_H02E0701 arc: JA4 H02E0701 arc: JA5 H02E0701 arc: JA6 W1_H02E0501 arc: JA7 W1_H02E0501 arc: JC0 E1_H02W0601 arc: JC1 E1_H02W0601 arc: JC4 V00T0000 arc: JC5 W1_H02E0401 arc: JC6 V02N0201 arc: JC7 V02N0201 arc: JCE1 H02E0101 arc: JCLK0 G_HPBX0000 arc: V00T0000 H02W0201 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD6MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JB7MUX 0 .tile CIB_R22C3:CIB_EBR arc: E1_H02E0401 S3_V06N0203 arc: E1_H02E0501 N1_V01S0100 arc: E1_H02E0601 N1_V01S0000 arc: E1_H02E0701 S1_V02N0701 .tile CIB_R22C40:CIB_EBR arc: E1_H01E0001 W3_H06E0003 arc: E1_H02E0101 S3_V06N0103 arc: E1_H02E0401 V02N0401 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0303 W3_H06E0303 arc: H00R0000 V02S0401 arc: H01W0000 W3_H06E0103 arc: JA0 H00R0000 arc: JA1 H00R0000 arc: JA2 H02E0501 arc: JA3 H02E0501 arc: JA4 H02W0501 arc: JA5 H02W0501 arc: JA6 V02N0301 arc: JA7 V02N0301 arc: JC0 H02E0601 arc: JC1 H02E0601 arc: JC2 S1_V02N0401 arc: JC3 S1_V02N0401 arc: JC4 V00T0100 arc: JC5 V00T0100 arc: JC6 V02N0201 arc: JC7 V02N0201 arc: JCLK0 G_HPBX0000 arc: JD0 V00B0100 arc: JLSR1 V00T0000 arc: V00B0100 V02S0101 arc: V00T0000 W1_H02E0201 arc: V00T0100 V02N0701 arc: W1_H02W0201 W3_H06E0103 arc: W1_H02W0401 V02N0401 arc: W3_H06W0003 JQ0 arc: W3_H06W0303 E3_H06W0303 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD1MUX 0 enum: CIB.JB0MUX 0 .tile CIB_R22C41:CIB_EBR arc: E1_H02E0101 V02N0101 arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0401 H01E0001 arc: E1_H02E0501 V01N0101 arc: E1_H02E0601 V02N0601 arc: H00L0100 V02N0301 arc: JA0 H00L0100 arc: JA1 E1_H02W0501 arc: JA4 V02S0101 arc: JA5 V02N0301 arc: JA6 E1_H02W0501 arc: JA7 V02S0101 arc: JC0 V02N0601 arc: JC1 W1_H02E0401 arc: JC4 V00T0100 arc: JC5 S1_V02N0201 arc: JC6 S1_V02N0201 arc: JC7 V00T0000 arc: JCE1 V02N0201 arc: JCLK0 G_HPBX0000 arc: V00T0000 V02N0601 arc: V00T0100 H02E0101 arc: W1_H02W0501 V01N0101 arc: W1_H02W0601 V02N0601 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JLSR1MUX 0 .tile CIB_R22C42:CIB_EBR arc: E1_H02E0201 V06N0103 arc: E1_H02E0401 W1_H02E0101 arc: E3_H06E0203 W3_H06E0103 arc: H00L0000 H02W0201 arc: H00L0100 V02S0301 arc: H00R0000 V02S0401 arc: JA0 H00L0100 arc: JA1 H00L0100 arc: JA2 V02N0701 arc: JA3 V02N0701 arc: JA4 V02N0101 arc: JA5 H02E0501 arc: JA6 V02N0301 arc: JA7 V02N0301 arc: JC0 N1_V01S0100 arc: JC1 V02N0601 arc: JC2 H00L0000 arc: JC3 H00L0000 arc: JC4 W1_H02E0401 arc: JC5 W1_H02E0401 arc: JC6 H02W0401 arc: JC7 H02W0401 arc: JCLK0 G_HPBX0000 arc: JD2 H00R0000 arc: JLSR1 H02E0301 arc: W3_H06W0103 JQ2 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD3MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JB1MUX 0 .tile CIB_R22C43:CIB_EBR arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0201 W3_H06E0103 arc: E1_H02E0501 W3_H06E0303 arc: E1_H02E0601 V02N0601 arc: E3_H06E0203 W3_H06E0103 arc: E3_H06E0303 W3_H06E0303 arc: JA0 V02N0501 arc: JA1 V02N0501 arc: JA4 V02N0301 arc: JA5 V02N0301 arc: JA6 S1_V02N0101 arc: JA7 S1_V02N0101 arc: JC0 W1_H02E0601 arc: JC1 W1_H02E0601 arc: JC4 H02E0401 arc: JC5 W1_H02E0401 arc: JC6 V00T0000 arc: JC7 V00T0000 arc: JCE1 W1_H02E0101 arc: JCLK0 G_HPBX0000 arc: V00T0000 H02E0201 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0401 V02N0401 arc: W1_H02W0501 V02N0501 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JLSR1MUX 0 .tile CIB_R22C44:CIB_EBR arc: E1_H02E0101 V02N0101 arc: E1_H02E0301 N1_V02S0301 arc: JD4 H02E0001 arc: W3_H06W0203 JQ4 enum: CIB.JLSR0MUX 0 enum: CIB.JCLK0MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JCE0MUX 1 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JCLK1MUX 0 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB4MUX 0 .tile CIB_R22C45:CIB_EBR arc: E1_H02E0101 E1_H01W0100 arc: E1_H02E0301 V02N0301 arc: E1_H02E0401 V06N0203 arc: E1_H02E0501 W1_H02E0501 arc: E1_H02E0601 W3_H06E0303 arc: E1_H02E0701 W1_H02E0601 arc: H00L0000 W1_H02E0201 arc: H00L0100 V02S0301 arc: H00R0000 W1_H02E0601 arc: JA0 V02S0701 arc: JA1 V02S0701 arc: JA2 H00L0100 arc: JA3 H00L0100 arc: JA4 V00B0000 arc: JA5 V00B0000 arc: JA6 H00R0000 arc: JA7 H00R0000 arc: JC0 S1_V02N0601 arc: JC1 S1_V02N0601 arc: JC2 H00L0000 arc: JC3 H00L0000 arc: JC4 H02W0601 arc: JC5 H02W0601 arc: JC6 H02W0401 arc: JC7 H02W0401 arc: JCLK0 G_HPBX0000 arc: JLSR1 H02E0301 arc: V00B0000 E1_H02W0601 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 .tile CIB_R22C46:CIB_EBR arc: E1_H01E0001 W3_H06E0003 arc: E1_H02E0101 W1_H02E0101 arc: E1_H02E0301 W3_H06E0003 arc: E1_H02E0401 V02N0401 arc: E1_H02E0601 V02N0601 arc: H00L0100 H02E0101 arc: H01W0100 W3_H06E0303 arc: JA0 E1_H01E0001 arc: JA1 E1_H02W0701 arc: JA2 V00B0000 arc: JA3 H02E0501 arc: JA4 V00T0100 arc: JA5 V02N0301 arc: JC0 H02W0401 arc: JC1 E1_H02W0401 arc: JC2 H02E0401 arc: JC3 H02E0601 arc: JC4 V00T0100 arc: JC5 V02N0001 arc: JCE1 V02N0201 arc: JCLK0 G_HPBX0000 arc: JD6 H00L0100 arc: V00B0000 H02E0401 arc: V00T0100 H02W0301 arc: W1_H02W0401 V02N0401 arc: W1_H02W0601 V02N0601 arc: W3_H06W0303 JQ6 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JD7MUX 0 enum: CIB.JB6MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD4MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JD5MUX 0 .tile CIB_R22C47:CIB_EBR arc: H00L0100 V02S0101 arc: JA0 H00L0100 arc: JA1 H00L0100 arc: JA2 V00B0000 arc: JA3 V00B0000 arc: JA4 V00T0000 arc: JA5 H02W0501 arc: JA6 W1_H02E0701 arc: JA7 W1_H02E0701 arc: JC0 H02W0601 arc: JC1 H02W0601 arc: JC2 E1_H02W0401 arc: JC3 E1_H02W0401 arc: JC4 H02E0601 arc: JC5 H02E0601 arc: JC6 H02E0401 arc: JC7 H02E0401 arc: JCLK0 G_HPBX0000 arc: JLSR1 W1_H02E0301 arc: V00B0000 V02S0001 arc: V00T0000 V02N0601 arc: W1_H02W0301 V02N0301 arc: W1_H02W0401 H01E0001 arc: W1_H02W0601 V02N0601 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD0MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 .tile CIB_R22C48:CIB_EBR arc: E1_H01E0101 W3_H06E0203 arc: H00R0000 H02W0601 arc: JA0 H02W0501 arc: JA1 H02W0501 arc: JA4 H02W0701 arc: JA5 H02W0701 arc: JA6 H00R0000 arc: JA7 H00R0000 arc: JC0 V02N0601 arc: JC1 V02N0601 arc: JC4 V00T0100 arc: JC5 V00T0100 arc: JC6 V00B0100 arc: JC7 V00B0100 arc: JCE1 W1_H02E0101 arc: JCLK0 G_HPBX0000 arc: V00B0100 V02N0101 arc: V00T0100 W1_H02E0301 arc: W1_H02W0401 W3_H06E0203 arc: W1_H02W0501 V02N0501 arc: W1_H02W0601 S1_V02N0601 arc: W1_H02W0701 W3_H06E0203 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD6MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JB7MUX 0 .tile CIB_R22C49:CIB_EBR arc: W1_H02W0401 W3_H06E0203 arc: W1_H02W0501 V02N0501 arc: W1_H02W0601 W3_H06E0303 arc: W1_H02W0701 H01E0101 .tile CIB_R22C4:CIB_EBR arc: E1_H02E0401 S3_V06N0203 arc: E1_H02E0501 S3_V06N0303 arc: E1_H02E0601 S3_V06N0303 arc: E1_H02E0701 N1_V01S0100 arc: E3_H06E0003 JQ0 arc: H00R0000 H02W0601 arc: H00R0100 V02N0701 arc: JA0 H00R0000 arc: JA1 H00R0000 arc: JA2 H02W0701 arc: JA3 H02W0701 arc: JA4 V00T0000 arc: JA5 V00T0000 arc: JA6 V02N0101 arc: JA7 V02N0101 arc: JC0 H00R0100 arc: JC1 H00R0100 arc: JC2 V02N0601 arc: JC3 V02N0601 arc: JC4 H02E0401 arc: JC5 H02E0401 arc: JC6 H02E0601 arc: JC7 H02E0601 arc: JCLK0 G_HPBX0000 arc: JD0 V00B0100 arc: JLSR1 H02W0501 arc: V00B0100 H02E0701 arc: V00T0000 V02N0401 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD1MUX 0 enum: CIB.JB0MUX 0 .tile CIB_R22C5:CIB_EBR arc: E1_H02E0501 V01N0101 arc: E1_H02E0601 V02N0601 arc: H00R0000 V02N0401 arc: JA0 H02E0701 arc: JA1 H00R0000 arc: JA4 W1_H02E0501 arc: JA5 H02E0701 arc: JA6 H00R0000 arc: JA7 W1_H02E0501 arc: JC0 V02N0601 arc: JC1 H02E0401 arc: JC4 H02E0601 arc: JC5 S1_V02N0201 arc: JC6 S1_V02N0201 arc: JC7 V00B0100 arc: JCE1 V02S0201 arc: JCLK0 G_HPBX0000 arc: V00B0100 S1_V02N0101 arc: W1_H02W0501 V02N0501 arc: W1_H02W0601 S3_V06N0303 arc: W1_H02W0701 S3_V06N0203 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JLSR1MUX 0 .tile CIB_R22C6:CIB_EBR arc: E1_H02E0401 V01N0001 arc: E1_H02E0501 W1_H02E0501 arc: E1_H02E0601 V02N0601 arc: E3_H06E0103 JQ2 arc: H00L0000 H02W0201 arc: H00R0100 V02N0501 arc: JA0 H00L0000 arc: JA1 H00L0000 arc: JA2 V00T0000 arc: JA3 V00T0000 arc: JA4 V02N0301 arc: JA5 V02N0301 arc: JA6 N1_V01S0100 arc: JA7 N1_V01S0100 arc: JC0 V02N0401 arc: JC1 V02N0401 arc: JC2 H00R0100 arc: JC3 H00R0100 arc: JC4 H02W0601 arc: JC5 H02W0601 arc: JC6 S1_V02N0001 arc: JC7 S1_V02N0001 arc: JCLK0 G_HPBX0000 arc: JD2 H02W0001 arc: JLSR1 V00B0100 arc: V00B0100 S1_V02N0301 arc: V00T0000 E1_H02W0201 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD3MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JB1MUX 0 .tile CIB_R22C7:CIB_EBR arc: E1_H02E0601 V02N0601 arc: JA0 W1_H02E0501 arc: JA1 W1_H02E0501 arc: JA4 V02N0301 arc: JA5 V02N0301 arc: JA6 V02N0101 arc: JA7 V02N0101 arc: JC0 W1_H02E0601 arc: JC1 W1_H02E0601 arc: JC4 V00B0100 arc: JC5 S1_V02N0201 arc: JC6 H02E0601 arc: JC7 H02E0601 arc: JCE1 H02W0101 arc: JCLK0 G_HPBX0000 arc: V00B0100 H02E0501 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0201 S3_V06N0103 arc: W1_H02W0601 E1_H02W0301 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JLSR1MUX 0 .tile CIB_R22C8:CIB_EBR arc: E1_H02E0001 S3_V06N0003 arc: E1_H02E0101 V02N0101 arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0401 W1_H02E0401 arc: E1_H02E0501 W1_H02E0401 arc: E1_H02E0601 W1_H02E0601 arc: E1_H02E0701 W1_H02E0601 arc: JD4 S1_V02N0601 arc: S3_V06S0203 JQ4 arc: W1_H02W0101 V02N0101 arc: W1_H02W0201 S1_V02N0201 enum: CIB.JLSR0MUX 0 enum: CIB.JCLK0MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JCE0MUX 1 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JCLK1MUX 0 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB4MUX 0 .tile CIB_R22C9:CIB_EBR arc: E1_H02E0001 V02N0001 arc: E1_H02E0201 V01N0001 arc: E1_H02E0301 S3_V06N0003 arc: E1_H02E0401 V01N0001 arc: E1_H02E0701 V02N0701 arc: H00L0000 H02E0001 arc: JA0 H00L0000 arc: JA1 H00L0000 arc: JA2 V02N0701 arc: JA3 V02N0701 arc: JA4 V02N0301 arc: JA5 V02N0301 arc: JA6 V00T0100 arc: JA7 V00T0100 arc: JC0 E1_H02W0401 arc: JC1 E1_H02W0401 arc: JC2 W1_H02E0601 arc: JC3 W1_H02E0601 arc: JC4 V02S0201 arc: JC5 V02S0201 arc: JC6 V02N0001 arc: JC7 V02N0001 arc: JCLK0 G_HPBX0000 arc: JLSR1 H02E0301 arc: N1_V01N0001 S3_V06N0003 arc: S3_V06S0103 H06E0103 arc: S3_V06S0303 E1_H01W0100 arc: V00T0100 S1_V02N0501 arc: W1_H02W0301 S3_V06N0003 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 .tile CIB_R34C10:CIB_DSP arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0303 S3_V06N0203 .tile CIB_R34C11:CIB_DSP arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0203 arc: S3_V06S0003 N3_V06S0003 .tile CIB_R34C13:CIB_DSP arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0203 S3_V06N0203 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0303 N3_V06S0303 .tile CIB_R34C15:CIB_DSP arc: S3_V06S0203 N3_V06S0103 .tile CIB_R34C16:CIB_DSP arc: N3_V06N0003 S3_V06N0303 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0303 .tile CIB_R34C17:CIB_DSP arc: S3_V06S0003 N3_V06S0003 .tile CIB_R34C18:CIB_DSP arc: N3_V06N0203 S3_V06N0203 arc: S3_V06S0203 N3_V06S0103 .tile CIB_R34C19:CIB_DSP arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0303 N3_V06S0203 .tile CIB_R34C20:CIB_DSP arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 N3_V06S0303 .tile CIB_R34C21:CIB_DSP arc: N3_V06N0003 S3_V06N0003 arc: S3_V06S0203 N3_V06S0203 .tile CIB_R34C22:CIB_DSP arc: E3_H06E0103 S3_V06N0103 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 S3_V06N0103 arc: S3_V06S0303 N3_V06S0303 .tile CIB_R34C23:CIB_DSP arc: N1_V02N0101 S1_V02N0101 arc: N3_V06N0303 S3_V06N0203 arc: S3_V06S0303 N3_V06S0303 .tile CIB_R34C24:CIB_DSP arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0203 S3_V06N0103 arc: S3_V06S0203 N3_V06S0203 .tile CIB_R34C25:CIB_DSP arc: N1_V02N0301 N1_V01S0100 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 H06E0103 arc: N3_V06N0203 S3_V06N0103 .tile CIB_R34C27:CIB_DSP arc: E1_H02E0301 N1_V02S0301 arc: N1_V02N0201 N1_V01S0000 arc: N1_V02N0301 N1_V01S0100 .tile CIB_R34C28:CIB_DSP arc: N1_V02N0301 H02E0301 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0501 N1_V01S0100 arc: N1_V02N0601 N1_V01S0000 arc: N3_V06N0103 S3_V06N0003 .tile CIB_R34C29:CIB_DSP arc: N1_V02N0301 W1_H02E0301 arc: S1_V02S0101 N1_V02S0001 .tile CIB_R34C31:CIB_DSP arc: S1_V02S0501 V01N0101 .tile CIB_R34C34:CIB_DSP arc: N3_V06N0103 S3_V06N0003 .tile CIB_R34C37:CIB_DSP arc: N3_V06N0203 S3_V06N0103 .tile CIB_R34C3:CIB_DSP arc: N3_V06N0103 S3_V06N0003 .tile CIB_R34C40:CIB_DSP arc: N3_V06N0103 S3_V06N0103 .tile CIB_R34C4:CIB_DSP arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 S3_V06N0303 .tile CIB_R34C5:CIB_DSP arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0203 .tile CIB_R34C7:CIB_DSP arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0203 S3_V06N0203 .tile CIB_R34C8:CIB_DSP arc: N3_V06N0303 S3_V06N0203 arc: S3_V06S0003 N3_V06S0303 .tile CIB_R34C9:CIB_DSP arc: N3_V06N0303 S3_V06N0303 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0103 .tile CIB_R38C1:CIB_LR arc: E1_H02E0101 E1_H01W0100 arc: E1_H02E0301 S1_V02N0301 .tile CIB_R40C1:CIB_LR arc: E1_H02E0301 E3_H06W0003 arc: N1_V02N0301 E3_H06W0003 .tile CIB_R41C1:CIB_LR arc: E1_H02E0401 E1_H01W0000 arc: S1_V02S0401 E1_H02W0401 .tile CIB_R42C1:CIB_LR arc: E1_H02E0401 V02S0401 .tile CIB_R43C1:CIB_LR arc: E1_H02E0701 E3_H06W0203 .tile CIB_R44C1:CIB_LR arc: E1_H02E0201 E3_H06W0103 .tile CIB_R45C1:CIB_LR arc: E1_H02E0201 E3_H06W0103 .tile CIB_R46C10:CIB_EBR arc: E1_H01E0101 JQ6 arc: E1_H02E0101 H01E0101 arc: E1_H02E0301 V02S0301 arc: E1_H02E0501 V02N0501 arc: E3_H06E0203 W3_H06E0103 arc: H00L0000 E1_H02W0001 arc: H00L0100 H02E0101 arc: H01W0000 E3_H06W0103 arc: JA0 H00L0100 arc: JA1 W1_H02E0501 arc: JA2 V00T0000 arc: JA3 V02N0701 arc: JA4 W1_H02E0701 arc: JA5 V00B0000 arc: JC0 H00L0100 arc: JC1 W1_H02E0401 arc: JC2 H00L0000 arc: JC3 E1_H02W0401 arc: JC4 V00B0100 arc: JC5 V02S0201 arc: JCE1 W1_H02E0101 arc: JCLK0 G_HPBX0000 arc: JD6 E1_H02W0201 arc: N1_V02N0001 W1_H02E0001 arc: N1_V02N0201 N1_V01S0000 arc: N1_V02N0501 V01N0101 arc: N1_V02N0601 H02W0601 arc: N1_V02N0701 H02W0701 arc: N3_V06N0003 S1_V02N0001 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S1_V02N0701 arc: N3_V06N0303 E3_H06W0303 arc: S1_V02S0001 H06W0003 arc: S1_V02S0101 E1_H02W0101 arc: S1_V02S0401 S3_V06N0203 arc: S1_V02S0501 N1_V02S0501 arc: S1_V02S0601 E1_H02W0601 arc: S1_V02S0701 H06E0203 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 N1_V02S0201 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 V02S0201 arc: V00B0100 W1_H02E0701 arc: V00T0000 E1_H02W0001 arc: V01S0100 S3_V06N0303 arc: W1_H02W0001 S3_V06N0003 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0601 N1_V02S0601 arc: W1_H02W0701 S1_V02N0701 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0303 E3_H06W0303 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JD7MUX 0 enum: CIB.JB6MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD4MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JD5MUX 0 .tile CIB_R46C11:CIB_EBR arc: E1_H02E0101 V01N0101 arc: E1_H02E0201 V02N0201 arc: E1_H02E0301 W3_H06E0003 arc: E1_H02E0401 W1_H02E0101 arc: E1_H02E0501 V02S0501 arc: E3_H06E0103 S3_V06N0103 arc: JA0 W1_H02E0701 arc: JA1 W1_H02E0701 arc: JA2 E1_H02W0701 arc: JA3 E1_H02W0701 arc: JA4 W1_H02E0501 arc: JA5 W1_H02E0501 arc: JA6 V02S0101 arc: JA7 V02S0101 arc: JC0 W1_H02E0601 arc: JC1 W1_H02E0601 arc: JC2 E1_H02W0401 arc: JC3 E1_H02W0401 arc: JC4 W1_H02E0401 arc: JC5 W1_H02E0401 arc: JC6 V00T0100 arc: JC7 V00T0100 arc: JCLK0 G_HPBX0000 arc: JLSR1 H02W0301 arc: N1_V01N0001 S3_V06N0003 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0301 H02E0301 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0501 S1_V02N0501 arc: N1_V02N0601 E1_H02W0601 arc: N1_V02N0701 N3_V06S0203 arc: N3_V06N0003 E3_H06W0003 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 H06W0203 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0301 W1_H02E0301 arc: S1_V02S0501 N1_V02S0501 arc: S1_V02S0601 S3_V06N0303 arc: S1_V02S0701 N1_V02S0601 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 H01E0101 arc: S3_V06S0203 E3_H06W0203 arc: S3_V06S0303 E3_H06W0303 arc: V00T0100 V02N0501 arc: V01S0100 S3_V06N0303 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0101 V06S0103 arc: W1_H02W0201 E1_H02W0201 arc: W1_H02W0501 S3_V06N0303 arc: W1_H02W0601 N3_V06S0303 arc: W1_H02W0701 V06N0203 arc: W3_H06W0003 V06N0003 arc: W3_H06W0103 E3_H06W0103 arc: W3_H06W0303 E1_H01W0100 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD0MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 .tile CIB_R46C12:CIB_EBR arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0201 S1_V02N0201 arc: E1_H02E0301 N3_V06S0003 arc: E1_H02E0401 W1_H02E0101 arc: E1_H02E0601 V06N0303 arc: E3_H06E0003 W3_H06E0303 arc: H00L0000 H02E0201 arc: H00R0000 V02N0401 arc: H00R0100 W1_H02E0501 arc: H01W0100 E3_H06W0303 arc: JA0 V02S0701 arc: JA1 V02S0701 arc: JA4 H02W0501 arc: JA5 H02W0501 arc: JA6 H00R0000 arc: JA7 H00R0000 arc: JC0 H00L0000 arc: JC1 H00L0000 arc: JC4 H02E0401 arc: JC5 H02E0401 arc: JC6 V02N0001 arc: JC7 V02N0001 arc: JCE1 H00R0100 arc: JCLK0 G_HPBX0000 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 H02E0301 arc: N1_V02N0601 E3_H06W0303 arc: N1_V02N0701 H06E0203 arc: N3_V06N0103 V01N0101 arc: N3_V06N0303 S1_V02N0601 arc: S1_V02S0001 H02W0001 arc: S1_V02S0201 N1_V02S0201 arc: S1_V02S0301 S3_V06N0003 arc: S1_V02S0401 N1_V02S0401 arc: S1_V02S0601 S3_V06N0303 arc: S1_V02S0701 N1_V02S0701 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 H06E0203 arc: S3_V06S0303 E1_H01W0100 arc: V01S0100 S3_V06N0303 arc: W1_H02W0001 V02N0001 arc: W1_H02W0101 N1_V01S0100 arc: W1_H02W0201 N1_V01S0000 arc: W1_H02W0301 E1_H02W0201 arc: W1_H02W0401 V02N0401 arc: W1_H02W0601 S3_V06N0303 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0203 V01N0001 arc: W3_H06W0303 N1_V01S0100 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD6MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JB7MUX 0 .tile CIB_R46C13:CIB_EBR arc: E1_H02E0101 W1_H02E0101 arc: E1_H02E0401 W1_H02E0401 arc: E1_H02E0501 V02N0501 arc: E1_H02E0701 S1_V02N0701 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0103 N1_V01S0100 arc: E3_H06E0303 W1_H02E0501 arc: H00L0100 H02W0101 arc: H00R0100 H02W0701 arc: H01W0100 W3_H06E0303 arc: JA0 H00L0100 arc: JA1 H00L0100 arc: JA2 H02W0501 arc: JA3 H02W0501 arc: JA4 E1_H02W0501 arc: JA5 E1_H02W0501 arc: JA6 V02N0101 arc: JA7 V02N0101 arc: JC0 H00R0100 arc: JC1 H00R0100 arc: JC2 V02N0401 arc: JC3 V02N0401 arc: JC4 H02E0401 arc: JC5 H02E0401 arc: JC6 V00T0100 arc: JC7 V00T0100 arc: JCLK0 G_HPBX0000 arc: JD0 H02W0001 arc: JLSR1 V00T0000 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0101 V01N0101 arc: N1_V02N0301 N1_V01S0100 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0501 S3_V06N0303 arc: N1_V02N0601 S1_V02N0301 arc: N1_V02N0701 H06W0203 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S1_V02N0401 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0101 E3_H06W0103 arc: S1_V02S0201 H01E0001 arc: S1_V02S0301 H02E0301 arc: S1_V02S0401 E1_H02W0401 arc: S1_V02S0601 H01E0001 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 N3_V06S0303 arc: V00T0000 H02W0201 arc: V00T0100 S1_V02N0501 arc: W1_H02W0001 JQ0 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0401 V02N0401 arc: W1_H02W0501 V02N0501 arc: W1_H02W0601 N1_V01S0000 arc: W1_H02W0701 E1_H01W0100 arc: W3_H06W0003 E1_H02W0001 arc: W3_H06W0103 N1_V01S0100 arc: W3_H06W0203 E3_H06W0103 arc: W3_H06W0303 E1_H02W0501 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD1MUX 0 enum: CIB.JB0MUX 0 .tile CIB_R46C14:CIB_EBR arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0201 V02N0201 arc: E1_H02E0401 S3_V06N0203 arc: E1_H02E0601 S1_V02N0601 arc: E3_H06E0003 V01N0001 arc: E3_H06E0103 W1_H02E0201 arc: E3_H06E0303 W3_H06E0303 arc: H00L0000 V02N0001 arc: H00R0100 V02S0501 arc: H01W0100 E3_H06W0303 arc: JA0 H02E0501 arc: JA1 V02N0701 arc: JA4 V00T0000 arc: JA5 H02E0501 arc: JA6 V00T0100 arc: JA7 H00L0000 arc: JC0 H02W0601 arc: JC1 E1_H02W0601 arc: JC4 H02E0401 arc: JC5 W1_H02E0601 arc: JC6 W1_H02E0601 arc: JC7 H02W0601 arc: JCE1 H00R0100 arc: JCLK0 G_HPBX0000 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0101 H02E0101 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 H02W0301 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0601 S1_V02N0301 arc: N1_V02N0701 N1_V01S0100 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0103 arc: S1_V02S0101 E1_H02W0101 arc: S1_V02S0201 S3_V06N0103 arc: S1_V02S0601 N3_V06S0303 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 E1_H01W0100 arc: S3_V06S0303 E1_H01W0100 arc: V00T0000 V02N0601 arc: V00T0100 V02N0701 arc: W1_H02W0001 V06N0003 arc: W1_H02W0101 E3_H06W0103 arc: W1_H02W0201 V02N0201 arc: W1_H02W0501 E3_H06W0303 arc: W1_H02W0701 E1_H02W0701 arc: W3_H06W0003 E3_H06W0303 arc: W3_H06W0103 E3_H06W0103 arc: W3_H06W0203 E3_H06W0103 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JLSR1MUX 0 .tile CIB_R46C15:CIB_EBR arc: E1_H01E0001 E3_H06W0003 arc: E1_H01E0101 W3_H06E0203 arc: E1_H02E0101 E3_H06W0103 arc: E1_H02E0201 S3_V06N0103 arc: E1_H02E0301 W3_H06E0003 arc: E1_H02E0501 S3_V06N0303 arc: E1_H02E0601 V02S0601 arc: E3_H06E0003 V01N0001 arc: E3_H06E0203 N3_V06S0203 arc: E3_H06E0303 W3_H06E0203 arc: H00L0000 H02W0201 arc: H01W0100 JQ2 arc: JA0 V02S0501 arc: JA1 V02S0501 arc: JA2 V02N0701 arc: JA3 V02N0701 arc: JA4 V00T0000 arc: JA5 V00T0000 arc: JA6 H00L0000 arc: JA7 H00L0000 arc: JC0 N1_V02S0601 arc: JC1 N1_V02S0601 arc: JC2 V02N0401 arc: JC3 V02N0401 arc: JC4 V02S0001 arc: JC5 V02S0001 arc: JC6 S1_V02N0001 arc: JC7 S1_V02N0001 arc: JCLK0 G_HPBX0000 arc: JD2 V02S0201 arc: JLSR1 V00B0000 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0101 V01N0101 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0401 V01N0001 arc: N1_V02N0501 H02W0501 arc: N1_V02N0701 W1_H02E0701 arc: N3_V06N0103 S1_V02N0201 arc: N3_V06N0203 S1_V02N0701 arc: N3_V06N0303 S1_V02N0501 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0501 E1_H02W0501 arc: S1_V02S0601 H02E0601 arc: S1_V02S0701 E1_H02W0701 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N1_V02S0201 arc: S3_V06S0203 H06W0203 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 H02E0401 arc: V00T0000 V02S0401 arc: W1_H02W0001 S3_V06N0003 arc: W1_H02W0301 N3_V06S0003 arc: W1_H02W0401 W3_H06E0203 arc: W1_H02W0501 E3_H06W0303 arc: W1_H02W0601 E1_H02W0601 arc: W3_H06W0103 E1_H01W0100 arc: W3_H06W0203 E3_H06W0103 arc: W3_H06W0303 E3_H06W0303 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD3MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JB1MUX 0 .tile CIB_R46C16:CIB_EBR arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0001 S3_V06N0003 arc: E1_H02E0301 W1_H02E0201 arc: E1_H02E0401 W3_H06E0203 arc: E1_H02E0501 E1_H01W0100 arc: E3_H06E0103 W1_H02E0201 arc: E3_H06E0303 V06N0303 arc: H00L0000 V02N0201 arc: H01W0100 E3_H06W0303 arc: JA0 V02N0501 arc: JA1 V02N0501 arc: JA4 V00T0000 arc: JA5 V00T0000 arc: JA6 V00T0100 arc: JA7 V00T0100 arc: JC0 H00L0000 arc: JC1 H00L0000 arc: JC4 V00B0100 arc: JC5 V00B0100 arc: JC6 S1_V02N0001 arc: JC7 S1_V02N0001 arc: JCE1 S1_V02N0201 arc: JCLK0 G_HPBX0000 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 H01E0001 arc: N1_V02N0101 W1_H02E0101 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0401 H01E0001 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0601 H02E0601 arc: N1_V02N0701 S3_V06N0203 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 E3_H06W0203 arc: S1_V02S0001 S3_V06N0003 arc: S1_V02S0101 N1_V02S0001 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0401 E1_H02W0401 arc: S1_V02S0601 E1_H02W0601 arc: S1_V02S0701 V01N0101 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 H01E0101 arc: V00B0100 V02N0101 arc: V00T0000 H02E0201 arc: V00T0100 V02S0501 arc: W1_H02W0101 E1_H02W0001 arc: W1_H02W0201 V06N0103 arc: W1_H02W0501 S3_V06N0303 arc: W1_H02W0601 E3_H06W0303 arc: W1_H02W0701 E1_H01W0100 arc: W3_H06W0003 S3_V06N0003 arc: W3_H06W0103 E1_H01W0100 arc: W3_H06W0203 N1_V01S0000 arc: W3_H06W0303 E3_H06W0303 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JLSR1MUX 0 .tile CIB_R46C17:CIB_EBR arc: E1_H02E0001 V02N0001 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0201 V06S0103 arc: E1_H02E0401 W1_H02E0101 arc: E3_H06E0203 W3_H06E0103 arc: E3_H06E0303 W1_H02E0501 arc: H00R0100 V02S0701 arc: H01W0100 E3_H06W0303 arc: JD4 H00R0100 arc: N1_V02N0001 H02E0001 arc: N1_V02N0101 H02W0101 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0601 N3_V06S0303 arc: N1_V02N0701 S1_V02N0701 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0101 H06E0103 arc: S1_V02S0301 W1_H02E0301 arc: S1_V02S0601 E1_H02W0601 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 N1_V02S0601 arc: V01S0100 N3_V06S0303 arc: W1_H02W0001 S3_V06N0003 arc: W1_H02W0201 V06S0103 arc: W1_H02W0301 V02N0301 arc: W1_H02W0501 S1_V02N0501 arc: W1_H02W0601 H01E0001 arc: W1_H02W0701 V06S0203 arc: W3_H06W0003 E3_H06W0303 arc: W3_H06W0103 E3_H06W0003 arc: W3_H06W0203 JQ4 arc: W3_H06W0303 E3_H06W0203 enum: CIB.JLSR0MUX 0 enum: CIB.JCLK0MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JCE0MUX 1 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JCLK1MUX 0 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB4MUX 0 .tile CIB_R46C18:CIB_EBR arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0001 V06S0003 arc: E1_H02E0101 V02N0101 arc: E1_H02E0401 S3_V06N0203 arc: E1_H02E0501 S3_V06N0303 arc: E1_H02E0601 S1_V02N0601 arc: E1_H02E0701 V02N0701 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0203 N1_V01S0000 arc: E3_H06E0303 V01N0101 arc: H00L0000 E1_H02W0201 arc: H00R0100 W1_H02E0501 arc: JA0 H00L0000 arc: JA1 H00L0000 arc: JA2 E1_H01E0001 arc: JA3 V00T0000 arc: JA4 H02W0501 arc: JA5 H02W0501 arc: JA6 V02N0101 arc: JA7 V02N0101 arc: JC0 H00R0100 arc: JC1 H00R0100 arc: JC2 V02N0601 arc: JC3 V02N0601 arc: JC4 H02E0401 arc: JC5 H02E0401 arc: JC6 V00T0100 arc: JC7 V00T0100 arc: JCLK0 G_HPBX0000 arc: JLSR1 W1_H02E0301 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 N3_V06S0003 arc: N1_V02N0401 E1_H01W0000 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0601 S3_V06N0303 arc: N3_V06N0103 H06W0103 arc: N3_V06N0203 S1_V02N0701 arc: S1_V02S0201 H02W0201 arc: S1_V02S0401 W1_H02E0401 arc: S1_V02S0501 S3_V06N0303 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 H06E0203 arc: S3_V06S0303 N3_V06S0203 arc: V00T0000 E1_H02W0001 arc: V00T0100 V02N0501 arc: V01S0000 S3_V06N0103 arc: V01S0100 N3_V06S0303 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0101 V02N0101 arc: W1_H02W0201 V01N0001 arc: W1_H02W0401 S3_V06N0203 arc: W1_H02W0501 E1_H02W0501 arc: W1_H02W0601 S3_V06N0303 arc: W3_H06W0003 S3_V06N0003 arc: W3_H06W0203 E3_H06W0103 arc: W3_H06W0303 E1_H02W0501 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 .tile CIB_R46C19:CIB_EBR arc: E1_H02E0001 S3_V06N0003 arc: E1_H02E0101 W1_H02E0001 arc: E3_H06E0003 N3_V06S0003 arc: E3_H06E0103 W3_H06E0003 arc: E3_H06E0303 W3_H06E0303 arc: H00L0100 E1_H02W0101 arc: H00R0100 H02E0701 arc: H01W0000 W3_H06E0103 arc: JA0 H02W0701 arc: JA1 E1_H02W0701 arc: JA2 H02E0701 arc: JA3 H00L0100 arc: JA4 V02N0101 arc: JA5 V00T0100 arc: JC0 H02W0601 arc: JC1 H02W0401 arc: JC2 H00R0100 arc: JC3 H00L0100 arc: JC4 V00B0100 arc: JC5 V00T0100 arc: JCE1 W1_H02E0101 arc: JCLK0 G_HPBX0000 arc: N1_V02N0101 H02E0101 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0501 N1_V01S0100 arc: N1_V02N0601 H02E0601 arc: N1_V02N0701 H02W0701 arc: N3_V06N0003 S1_V02N0301 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0101 N3_V06S0103 arc: S1_V02S0201 W1_H02E0201 arc: S1_V02S0301 N3_V06S0003 arc: S1_V02S0401 N1_V02S0401 arc: S1_V02S0501 H02E0501 arc: S1_V02S0601 N1_V02S0301 arc: S3_V06S0003 W3_H06E0003 arc: S3_V06S0103 E3_H06W0103 arc: S3_V06S0303 E3_H06W0303 arc: V00B0100 V02N0101 arc: V00T0100 V02N0701 arc: V01S0000 S3_V06N0103 arc: W1_H02W0201 V06S0103 arc: W1_H02W0501 E1_H02W0501 arc: W1_H02W0601 N3_V06S0303 arc: W3_H06W0103 E1_H02W0201 enum: CIB.JB5MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD4MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JD5MUX 0 .tile CIB_R46C20:CIB_EBR arc: E1_H02E0001 W3_H06E0003 arc: E1_H02E0701 V02N0701 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 N1_V01S0100 arc: N1_V02N0401 W1_H02E0401 arc: N1_V02N0501 S1_V02N0501 arc: N1_V02N0701 H06E0203 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0101 V01N0101 arc: S1_V02S0301 N1_V02S0301 arc: S1_V02S0401 N1_V02S0401 arc: S1_V02S0501 N3_V06S0303 arc: S1_V02S0601 W3_H06E0303 arc: S1_V02S0701 N1_V02S0701 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0203 N1_V02S0401 arc: S3_V06S0303 N3_V06S0203 arc: V01S0100 N3_V06S0303 arc: W1_H02W0001 E1_H02W0501 arc: W1_H02W0201 E1_H02W0201 arc: W1_H02W0401 E1_H02W0101 arc: W1_H02W0501 S1_V02N0501 arc: W1_H02W0601 E1_H02W0601 arc: W1_H02W0701 E1_H02W0701 arc: W3_H06W0103 E1_H02W0201 arc: W3_H06W0303 E1_H02W0501 .tile CIB_R46C21:CIB_EBR arc: E1_H01E0001 W3_H06E0003 arc: E1_H02E0101 W1_H02E0001 arc: E1_H02E0201 V02N0201 arc: E1_H02E0301 N3_V06S0003 arc: E1_H02E0401 W1_H02E0101 arc: E1_H02E0601 N1_V02S0601 arc: E1_H02E0701 S1_V02N0701 arc: E3_H06E0003 N1_V01S0000 arc: E3_H06E0103 N3_V06S0103 arc: E3_H06E0203 W3_H06E0203 arc: E3_H06E0303 W3_H06E0303 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0501 H02W0501 arc: N1_V02N0701 N1_V01S0100 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 H02W0001 arc: S1_V02S0101 S3_V06N0103 arc: S1_V02S0201 E1_H01W0000 arc: S1_V02S0301 H06E0003 arc: S1_V02S0401 N1_V02S0101 arc: S1_V02S0501 N1_V02S0501 arc: S1_V02S0601 W3_H06E0303 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 W3_H06E0303 arc: V01S0000 S3_V06N0103 arc: W1_H02W0101 V02N0101 arc: W1_H02W0201 S3_V06N0103 arc: W1_H02W0501 E1_H02W0501 arc: W1_H02W0701 V02N0701 arc: W3_H06W0003 S3_V06N0003 arc: W3_H06W0103 E1_H02W0201 arc: W3_H06W0303 E1_H02W0501 .tile CIB_R46C22:CIB_EBR arc: E1_H02E0301 V01N0101 arc: E1_H02E0701 V06N0203 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0203 W3_H06E0103 arc: E3_H06E0303 V01N0101 arc: H00L0000 H02E0201 arc: H01W0000 JQ0 arc: JA0 H01E0001 arc: JA1 H01E0001 arc: JA2 H02E0701 arc: JA3 H02E0701 arc: JA4 H02W0701 arc: JA5 H02W0701 arc: JA6 V00T0100 arc: JA7 V00T0100 arc: JC0 H02E0601 arc: JC1 H02E0601 arc: JC2 H00L0000 arc: JC3 H00L0000 arc: JC4 V00T0000 arc: JC5 V00T0000 arc: JC6 H02W0401 arc: JC7 H02W0401 arc: JCLK0 G_HPBX0000 arc: JD0 W1_H02E0001 arc: JLSR1 V00B0100 arc: N1_V01N0001 S3_V06N0003 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0301 S3_V06N0003 arc: N3_V06N0003 V01N0001 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 S3_V06N0003 arc: S1_V02S0101 N1_V01S0100 arc: S1_V02S0301 H02E0301 arc: S1_V02S0401 S3_V06N0203 arc: S1_V02S0601 E1_H02W0601 arc: S3_V06S0003 H06E0003 arc: S3_V06S0103 H06E0103 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0203 arc: V00B0100 W1_H02E0701 arc: V00T0000 V02N0401 arc: V00T0100 H02E0101 arc: V01S0100 N3_V06S0303 arc: W1_H02W0001 E1_H02W0501 arc: W1_H02W0101 E1_H02W0101 arc: W1_H02W0201 V02N0201 arc: W1_H02W0501 V02N0501 arc: W1_H02W0601 V01N0001 arc: W1_H02W0701 V01N0101 arc: W3_H06W0003 E1_H02W0301 arc: W3_H06W0203 V01N0001 arc: W3_H06W0303 V01N0101 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD1MUX 0 enum: CIB.JB0MUX 0 .tile CIB_R46C23:CIB_EBR arc: E1_H02E0201 V02N0201 arc: E1_H02E0401 V01N0001 arc: E1_H02E0501 V02N0501 arc: E1_H02E0601 W3_H06E0303 arc: E1_H02E0701 V01N0101 arc: E3_H06E0103 V01N0101 arc: H00L0100 S1_V02N0101 arc: H00R0000 S1_V02N0601 arc: JA0 H00L0100 arc: JA1 H00R0000 arc: JA4 H02E0701 arc: JA5 S1_V02N0101 arc: JA6 S1_V02N0301 arc: JA7 H02E0701 arc: JC0 S1_V02N0401 arc: JC1 H02W0401 arc: JC4 V00B0100 arc: JC5 W1_H02E0401 arc: JC6 W1_H02E0401 arc: JC7 V00T0000 arc: JCE1 S1_V02N0201 arc: JCLK0 G_HPBX0000 arc: N1_V02N0601 E1_H02W0601 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0001 H06W0003 arc: S1_V02S0101 S3_V06N0103 arc: S1_V02S0201 H02W0201 arc: S1_V02S0301 N1_V02S0301 arc: S1_V02S0401 N3_V06S0203 arc: S1_V02S0601 N1_V02S0301 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0203 H06W0203 arc: S3_V06S0303 N3_V06S0303 arc: V00B0100 V02N0301 arc: V00T0000 S1_V02N0401 arc: W1_H02W0201 V02N0201 arc: W1_H02W0401 N1_V02S0401 arc: W1_H02W0501 V02N0501 arc: W1_H02W0701 N1_V01S0100 arc: W3_H06W0003 N1_V01S0000 arc: W3_H06W0203 E3_H06W0203 arc: W3_H06W0303 E1_H02W0601 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JLSR1MUX 0 .tile CIB_R46C24:CIB_EBR arc: E1_H02E0101 V01N0101 arc: E1_H02E0301 V02N0301 arc: E1_H02E0401 V02N0401 arc: E1_H02E0501 V01N0101 arc: E1_H02E0601 W1_H02E0301 arc: E1_H02E0701 E1_H01W0100 arc: H00R0000 V02S0401 arc: JA0 V02N0701 arc: JA1 V02N0701 arc: JA2 H02W0701 arc: JA3 H02W0701 arc: JA4 H02E0501 arc: JA5 H02E0501 arc: JA6 V02N0101 arc: JA7 V02N0101 arc: JC0 H02W0601 arc: JC1 H02W0601 arc: JC2 H02W0401 arc: JC3 H02W0401 arc: JC4 V00T0000 arc: JC5 V00T0000 arc: JC6 V00T0100 arc: JC7 V00T0100 arc: JCLK0 G_HPBX0000 arc: JD2 H00R0000 arc: JLSR1 E1_H02W0501 arc: N1_V02N0301 H06E0003 arc: N1_V02N0501 W3_H06E0303 arc: N1_V02N0701 N1_V01S0100 arc: N3_V06N0003 S1_V02N0301 arc: N3_V06N0203 V01N0001 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0201 S3_V06N0103 arc: S1_V02S0301 S3_V06N0003 arc: S1_V02S0401 W3_H06E0203 arc: S1_V02S0501 H02W0501 arc: S1_V02S0601 H02E0601 arc: S1_V02S0701 H06E0203 arc: S3_V06S0103 H06E0103 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 H06E0303 arc: V00T0000 H02E0201 arc: V00T0100 V02N0501 arc: V01S0100 N3_V06S0303 arc: W1_H02W0101 V01N0101 arc: W1_H02W0201 N1_V02S0201 arc: W1_H02W0301 V02N0301 arc: W1_H02W0401 S1_V02N0401 arc: W1_H02W0501 S3_V06N0303 arc: W1_H02W0601 S3_V06N0303 arc: W3_H06W0003 V01N0001 arc: W3_H06W0103 JQ2 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD3MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JB1MUX 0 .tile CIB_R46C25:CIB_EBR arc: E1_H02E0101 V02N0101 arc: E1_H02E0301 V02N0301 arc: E1_H02E0401 V02N0401 arc: E1_H02E0501 V02N0501 arc: E1_H02E0601 V01N0001 arc: E1_H02E0701 V02N0701 arc: E3_H06E0303 V01N0101 arc: H00L0100 V02N0301 arc: H00R0000 W1_H02E0401 arc: H01W0100 W3_H06E0303 arc: JA0 V01N0101 arc: JA1 V01N0101 arc: JA4 H02E0501 arc: JA5 H02E0501 arc: JA6 W1_H02E0701 arc: JA7 W1_H02E0701 arc: JC0 H00L0100 arc: JC1 H00L0100 arc: JC4 H02E0601 arc: JC5 H02E0601 arc: JC6 V02N0001 arc: JC7 V02N0001 arc: JCE1 H00R0000 arc: JCLK0 G_HPBX0000 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0401 N3_V06S0203 arc: N3_V06N0003 S1_V02N0301 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 H06E0303 arc: S1_V02S0001 H02W0001 arc: S1_V02S0201 N3_V06S0103 arc: S1_V02S0301 N3_V06S0003 arc: S1_V02S0601 E1_H02W0601 arc: S1_V02S0701 S3_V06N0203 arc: V01S0100 N3_V06S0303 arc: W1_H02W0401 V01N0001 arc: W1_H02W0501 V02S0501 arc: W1_H02W0601 V02N0601 arc: W1_H02W0701 V02N0701 arc: W3_H06W0103 E3_H06W0003 arc: W3_H06W0303 E3_H06W0303 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JLSR1MUX 0 .tile CIB_R46C26:CIB_EBR arc: E1_H02E0101 V02N0101 arc: E1_H02E0301 W1_H02E0301 arc: E1_H02E0401 W1_H02E0101 arc: E1_H02E0501 W1_H02E0401 arc: E1_H02E0601 W1_H02E0601 arc: E3_H06E0003 W1_H02E0301 arc: H00R0100 W1_H02E0701 arc: JD4 H00R0100 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0301 N3_V06S0003 arc: N1_V02N0601 S1_V02N0601 arc: N1_V02N0701 H02E0701 arc: S1_V02S0001 E1_H02W0001 arc: S1_V02S0101 N3_V06S0103 arc: S1_V02S0201 N1_V02S0701 arc: S1_V02S0401 N3_V06S0203 arc: S1_V02S0501 V01N0101 arc: S1_V02S0601 V01N0001 arc: S1_V02S0701 V01N0101 arc: S3_V06S0003 N3_V06S0303 arc: W1_H02W0001 E1_H02W0001 arc: W1_H02W0501 E1_H02W0401 arc: W3_H06W0003 E1_H01W0000 arc: W3_H06W0203 JQ4 enum: CIB.JLSR0MUX 0 enum: CIB.JCLK0MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JCE0MUX 1 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JCLK1MUX 0 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB4MUX 0 .tile CIB_R46C27:CIB_EBR arc: E1_H02E0101 V02N0101 arc: E1_H02E0401 N3_V06S0203 arc: E1_H02E0601 W1_H02E0301 arc: E1_H02E0701 E1_H01W0100 arc: H01W0000 E3_H06W0103 arc: JA0 V02S0701 arc: JA1 V02S0701 arc: JA2 W1_H02E0701 arc: JA3 W1_H02E0701 arc: JA4 E1_H02W0501 arc: JA5 E1_H02W0501 arc: JA6 V00T0100 arc: JA7 V00T0100 arc: JC0 W1_H02E0401 arc: JC1 W1_H02E0401 arc: JC2 W1_H02E0601 arc: JC3 W1_H02E0601 arc: JC4 V02N0001 arc: JC5 V02N0001 arc: JC6 V00B0100 arc: JC7 V00B0100 arc: JCLK0 G_HPBX0000 arc: JLSR1 H02W0301 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0501 W1_H02E0501 arc: N1_V02N0701 V01N0101 arc: S1_V02S0001 H02W0001 arc: S1_V02S0201 N1_V02S0701 arc: S1_V02S0301 E1_H02W0301 arc: S1_V02S0401 N1_V02S0401 arc: S1_V02S0501 N3_V06S0303 arc: S1_V02S0601 W3_H06E0303 arc: S1_V02S0701 V01N0101 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 W3_H06E0203 arc: V00B0100 W1_H02E0501 arc: V00T0100 W1_H02E0101 arc: V01S0000 N3_V06S0103 arc: W1_H02W0601 V02N0601 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 .tile CIB_R46C28:CIB_EBR arc: E1_H02E0001 W3_H06E0003 arc: E1_H02E0101 S3_V06N0103 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0203 W3_H06E0203 arc: E3_H06E0303 W3_H06E0303 arc: H00L0100 V02N0301 arc: H00R0000 W1_H02E0401 arc: H01W0100 W3_H06E0303 arc: JA0 H02E0701 arc: JA1 H00R0000 arc: JA2 H00L0100 arc: JA3 W1_H02E0501 arc: JA4 V00T0100 arc: JA5 H02W0701 arc: JC0 W1_H02E0601 arc: JC1 W1_H02E0401 arc: JC2 V02N0601 arc: JC3 E1_H01W0000 arc: JC4 H02E0601 arc: JC5 H02W0601 arc: JCE1 W1_H02E0101 arc: JCLK0 G_HPBX0000 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 H02E0101 arc: N1_V02N0501 N3_V06S0303 arc: N1_V02N0601 S1_V02N0301 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0303 W3_H06E0303 arc: S1_V02S0001 N1_V02S0501 arc: S1_V02S0101 N3_V06S0103 arc: S1_V02S0401 H02E0401 arc: S1_V02S0501 S3_V06N0303 arc: S1_V02S0701 E1_H02W0701 arc: S3_V06S0303 N3_V06S0203 arc: V00T0100 W1_H02E0301 arc: W1_H02W0001 V06S0003 arc: W1_H02W0301 W3_H06E0003 arc: W1_H02W0401 W3_H06E0203 enum: CIB.JB5MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD4MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JD5MUX 0 .tile CIB_R46C29:CIB_EBR arc: E1_H02E0201 V02N0201 arc: E1_H02E0501 V02N0501 arc: E1_H02E0601 N3_V06S0303 arc: H01W0000 W3_H06E0103 arc: N1_V02N0001 V01N0001 arc: N1_V02N0101 H02E0101 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0501 H02W0501 arc: N1_V02N0601 S3_V06N0303 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0301 S3_V06N0003 arc: W1_H02W0301 V01N0101 arc: W1_H02W0501 V02N0501 arc: W1_H02W0601 E1_H02W0601 arc: W1_H02W0701 E1_H02W0601 arc: W3_H06W0203 E3_H06W0203 .tile CIB_R46C2:CIB_EBR arc: E3_H06E0203 V06S0203 arc: N1_V02N0101 H06W0103 arc: N1_V02N0301 E3_H06W0003 arc: N1_V02N0601 E1_H02W0601 .tile CIB_R46C30:CIB_EBR arc: E1_H02E0101 W1_H02E0001 arc: E1_H02E0201 V02N0201 arc: E1_H02E0301 V02N0301 arc: E1_H02E0401 V06N0203 arc: E1_H02E0501 V02N0501 arc: E1_H02E0601 S1_V02N0601 arc: E1_H02E0701 V02N0701 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0601 S1_V02N0601 arc: N1_V02N0701 H02W0701 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0203 S1_V02N0401 arc: S1_V02S0101 N1_V02S0001 arc: S1_V02S0501 S3_V06N0303 arc: S1_V02S0601 H02E0601 arc: S3_V06S0303 N3_V06S0303 arc: V01S0100 S3_V06N0303 arc: W1_H02W0501 V06N0303 arc: W1_H02W0701 N3_V06S0203 .tile CIB_R46C31:CIB_EBR arc: E1_H02E0501 S1_V02N0501 arc: E1_H02E0601 V02N0601 arc: H00L0000 H02E0201 arc: H00L0100 H02E0301 arc: H00R0100 S1_V02N0501 arc: JA0 V02N0701 arc: JA1 V02N0701 arc: JA2 H02E0501 arc: JA3 H02E0501 arc: JA4 W1_H02E0501 arc: JA5 W1_H02E0501 arc: JA6 H00L0000 arc: JA7 H00L0000 arc: JC0 H00L0100 arc: JC1 H00L0100 arc: JC2 H00R0100 arc: JC3 H00R0100 arc: JC4 V00B0100 arc: JC5 V00B0100 arc: JC6 V00T0000 arc: JC7 V00T0000 arc: JCLK0 G_HPBX0000 arc: JD0 W1_H02E0201 arc: JLSR1 V00T0100 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0001 V01N0001 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0201 H02W0201 arc: N1_V02N0301 N1_V01S0100 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0601 H02E0601 arc: N1_V02N0701 V01N0101 arc: S1_V02S0501 N3_V06S0303 arc: S1_V02S0601 W1_H02E0601 arc: S1_V02S0701 N3_V06S0203 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 N3_V06S0203 arc: V00B0100 V02N0301 arc: V00T0000 V02N0601 arc: V00T0100 H02E0101 arc: W1_H02W0401 N3_V06S0203 arc: W1_H02W0601 W3_H06E0303 arc: W1_H02W0701 S1_V02N0701 arc: W3_H06W0003 JQ0 arc: W3_H06W0303 E3_H06W0303 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD1MUX 0 enum: CIB.JB0MUX 0 .tile CIB_R46C32:CIB_EBR arc: E1_H01E0001 W3_H06E0003 arc: E1_H02E0001 W3_H06E0003 arc: E1_H02E0601 V02N0601 arc: E1_H02E0701 V02N0701 arc: E3_H06E0103 W3_H06E0003 arc: H00L0100 V02N0301 arc: H00R0000 V02N0601 arc: JA0 W1_H02E0701 arc: JA1 H00L0100 arc: JA4 V02N0101 arc: JA5 W1_H02E0701 arc: JA6 V02N0301 arc: JA7 V02N0101 arc: JC0 H02W0401 arc: JC1 E1_H02W0601 arc: JC4 E1_H02W0601 arc: JC5 W1_H02E0401 arc: JC6 W1_H02E0401 arc: JC7 H02W0401 arc: JCE1 H00R0000 arc: JCLK0 G_HPBX0000 arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0601 V01N0001 arc: S1_V02S0101 N3_V06S0103 arc: S3_V06S0103 N3_V06S0103 arc: V01S0000 N3_V06S0103 arc: W1_H02W0201 N3_V06S0103 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JLSR1MUX 0 .tile CIB_R46C33:CIB_EBR arc: E1_H02E0401 V06N0203 arc: E1_H02E0701 E1_H01W0100 arc: H00L0100 V02N0301 arc: H00R0000 H02W0401 arc: H00R0100 W1_H02E0501 arc: JA0 H00R0000 arc: JA1 H00R0000 arc: JA2 V02N0501 arc: JA3 V02N0501 arc: JA4 H02W0701 arc: JA5 H02W0701 arc: JA6 V02N0101 arc: JA7 V02N0101 arc: JC0 H00L0100 arc: JC1 H00L0100 arc: JC2 H00R0100 arc: JC3 H00R0100 arc: JC4 V00T0100 arc: JC5 V00T0100 arc: JC6 W1_H02E0601 arc: JC7 W1_H02E0601 arc: JCLK0 G_HPBX0000 arc: JD2 V00B0100 arc: JLSR1 V00T0000 arc: V00B0100 V02S0301 arc: V00T0000 H02W0001 arc: V00T0100 H02W0301 arc: W1_H02W0401 H01E0001 arc: W3_H06W0103 JQ2 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD3MUX 0 enum: CIB.JB2MUX 0 .tile CIB_R46C34:CIB_EBR arc: E1_H01E0101 W3_H06E0203 arc: E1_H02E0101 W1_H02E0001 arc: E1_H02E0301 V02N0301 arc: E1_H02E0601 W3_H06E0303 arc: E1_H02E0701 V02N0701 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0303 W3_H06E0203 arc: H00L0000 W1_H02E0001 arc: H00L0100 H02W0101 arc: H00R0000 W1_H02E0601 arc: H01W0100 W3_H06E0303 arc: JA0 H00L0100 arc: JA1 H00L0100 arc: JA4 W1_H02E0701 arc: JA5 W1_H02E0701 arc: JA6 V02N0101 arc: JA7 V02N0101 arc: JC0 H00L0000 arc: JC1 H00L0000 arc: JC4 V00B0100 arc: JC5 V00B0100 arc: JC6 H02E0401 arc: JC7 H02E0401 arc: JCE1 H00R0000 arc: JCLK0 G_HPBX0000 arc: N3_V06N0303 W3_H06E0303 arc: V00B0100 H02E0701 arc: W1_H02W0001 W3_H06E0003 arc: W1_H02W0301 V02N0301 arc: W1_H02W0401 V02N0401 arc: W1_H02W0601 W3_H06E0303 arc: W1_H02W0701 V02N0701 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JLSR1MUX 0 .tile CIB_R46C35:CIB_EBR arc: E1_H02E0301 H01E0101 arc: JD4 V02N0401 arc: W1_H02W0101 V02N0101 arc: W3_H06W0203 JQ4 enum: CIB.JLSR0MUX 0 enum: CIB.JCLK0MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JCE0MUX 1 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JCLK1MUX 0 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB4MUX 0 .tile CIB_R46C36:CIB_EBR arc: E1_H02E0001 V02N0001 arc: E1_H02E0401 W1_H02E0101 arc: E1_H02E0601 W1_H02E0301 arc: E1_H02E0701 W1_H02E0601 arc: H00L0000 V02N0001 arc: JA0 V02N0701 arc: JA1 V02N0701 arc: JA2 V00T0000 arc: JA3 V00T0000 arc: JA4 W1_H02E0701 arc: JA5 W1_H02E0701 arc: JA6 V02N0101 arc: JA7 V02N0101 arc: JC0 H00L0000 arc: JC1 H00L0000 arc: JC2 S1_V02N0601 arc: JC3 S1_V02N0601 arc: JC4 V00T0100 arc: JC5 V00T0100 arc: JC6 V00B0100 arc: JC7 V00B0100 arc: JCLK0 G_HPBX0000 arc: JLSR1 H02E0301 arc: V00B0100 V02N0301 arc: V00T0000 V02N0601 arc: V00T0100 W1_H02E0301 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 .tile CIB_R46C37:CIB_EBR arc: E1_H02E0001 V02N0001 arc: E1_H02E0501 V02N0501 arc: E1_H02E0601 V06N0303 arc: H00R0100 V02N0501 arc: JA0 H02E0701 arc: JA1 V02N0501 arc: JA2 V02N0701 arc: JA3 H02W0701 arc: JA4 E1_H01W0000 arc: JA5 V02N0301 arc: JC0 H02W0601 arc: JC1 H00R0100 arc: JC2 V02N0401 arc: JC3 H02W0401 arc: JC4 H02E0401 arc: JC5 V02N0001 arc: JCE1 V02N0201 arc: JCLK0 G_HPBX0000 arc: JD6 S1_V02N0601 arc: N3_V06N0003 H06E0003 arc: W3_H06W0303 JQ6 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JD7MUX 0 enum: CIB.JB6MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD4MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JD5MUX 0 .tile CIB_R46C38:CIB_EBR arc: E1_H02E0101 W3_H06E0103 arc: E1_H02E0701 V02N0701 arc: H00L0000 W1_H02E0001 arc: H01W0000 W3_H06E0103 arc: JA0 V02N0501 arc: JA1 V02N0501 arc: JA2 V00T0000 arc: JA3 V00T0000 arc: JA4 H02W0701 arc: JA5 H02W0701 arc: JA6 V02N0101 arc: JA7 V02N0101 arc: JC0 H00L0000 arc: JC1 H00L0000 arc: JC2 S1_V02N0601 arc: JC3 S1_V02N0601 arc: JC4 W1_H02E0601 arc: JC5 W1_H02E0601 arc: JC6 V02N0201 arc: JC7 V02N0201 arc: JCLK0 G_HPBX0000 arc: JLSR1 E1_H02W0501 arc: V00T0000 V02N0601 arc: W1_H02W0401 V02N0401 arc: W1_H02W0601 E1_H02W0301 arc: W1_H02W0701 V02N0701 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD0MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 .tile CIB_R46C39:CIB_EBR arc: H00L0000 W1_H02E0001 arc: H00L0100 H02E0101 arc: JA0 H00L0000 arc: JA1 H00L0000 arc: JA4 W1_H02E0501 arc: JA5 W1_H02E0501 arc: JA6 H02E0701 arc: JA7 H02E0701 arc: JC0 H00L0100 arc: JC1 H00L0100 arc: JC4 V00T0000 arc: JC5 V00T0000 arc: JC6 W1_H02E0601 arc: JC7 W1_H02E0601 arc: JCE1 V02N0201 arc: JCLK0 G_HPBX0000 arc: V00T0000 H02W0001 arc: W1_H02W0701 V02N0701 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD6MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JB7MUX 0 .tile CIB_R46C3:CIB_EBR arc: E1_H01E0101 E3_H06W0203 arc: E1_H02E0001 S3_V06N0003 arc: E1_H02E0401 N3_V06S0203 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0601 S1_V02N0301 arc: N3_V06N0303 E3_H06W0303 arc: S1_V02S0401 N3_V06S0203 arc: S1_V02S0501 E1_H02W0501 arc: S1_V02S0701 N3_V06S0203 .tile CIB_R46C40:CIB_EBR arc: N3_V06N0003 W3_H06E0003 arc: W1_H02W0001 W3_H06E0003 arc: W1_H02W0301 W3_H06E0003 arc: W1_H02W0501 W3_H06E0303 .tile CIB_R46C4:CIB_EBR arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0101 H01E0101 arc: E1_H02E0701 S1_V02N0701 arc: E3_H06E0103 V06S0103 arc: N1_V02N0001 H02E0001 arc: N1_V02N0101 S1_V02N0001 arc: N1_V02N0201 H02W0201 arc: N1_V02N0301 H01E0101 arc: N1_V02N0401 H02E0401 arc: N1_V02N0601 V01N0001 arc: N1_V02N0701 S1_V02N0601 arc: N3_V06N0003 S1_V02N0001 arc: N3_V06N0303 E3_H06W0303 arc: S1_V02S0001 E1_H02W0001 arc: S1_V02S0401 N1_V02S0101 arc: S1_V02S0601 H02W0601 arc: W1_H02W0601 V06N0303 .tile CIB_R46C5:CIB_EBR arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0601 S1_V02N0601 arc: E3_H06E0003 V01N0001 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0101 H02E0101 arc: N1_V02N0201 E3_H06W0103 arc: N1_V02N0301 H02W0301 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0501 H02W0501 arc: N1_V02N0601 E1_H02W0601 arc: N3_V06N0103 H06W0103 arc: N3_V06N0203 H06W0203 arc: S1_V02S0001 N3_V06S0003 arc: S1_V02S0301 E1_H02W0301 arc: S1_V02S0401 H01E0001 arc: S1_V02S0501 E3_H06W0303 arc: S1_V02S0601 H02W0601 arc: W1_H02W0201 N1_V01S0000 arc: W1_H02W0501 E1_H02W0501 arc: W1_H02W0601 V02S0601 arc: W3_H06W0103 E1_H02W0201 .tile CIB_R46C6:CIB_EBR arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0201 H01E0001 arc: E1_H02E0301 N1_V01S0100 arc: E1_H02E0401 V02N0401 arc: E1_H02E0701 W1_H02E0701 arc: E3_H06E0303 V06S0303 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0201 N3_V06S0103 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0701 E1_H02W0701 arc: S1_V02S0001 N1_V01S0000 arc: S1_V02S0101 H06W0103 arc: S1_V02S0201 N1_V02S0701 arc: S1_V02S0301 H06W0003 arc: S1_V02S0401 H02W0401 arc: S1_V02S0601 S3_V06N0303 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 E3_H06W0303 arc: V01S0000 N3_V06S0103 arc: W1_H02W0001 V06S0003 arc: W1_H02W0301 V02S0301 arc: W1_H02W0501 V06S0303 arc: W1_H02W0601 V02N0601 .tile CIB_R46C7:CIB_EBR arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0201 E3_H06W0103 arc: E1_H02E0401 V02N0401 arc: E1_H02E0501 N1_V02S0501 arc: E1_H02E0601 E3_H06W0303 arc: E3_H06E0203 H01E0001 arc: E3_H06E0303 N1_V01S0100 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 N1_V01S0000 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 H02E0301 arc: N1_V02N0401 V01N0001 arc: N1_V02N0501 N3_V06S0303 arc: N1_V02N0601 S3_V06N0303 arc: N1_V02N0701 E3_H06W0203 arc: N3_V06N0003 E1_H01W0000 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0001 S3_V06N0003 arc: S1_V02S0201 H01E0001 arc: S1_V02S0401 H01E0001 arc: S1_V02S0601 W1_H02E0601 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0303 N1_V01S0100 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0301 S3_V06N0003 arc: W1_H02W0401 E1_H02W0401 arc: W1_H02W0501 N1_V01S0100 arc: W1_H02W0601 V02S0601 .tile CIB_R46C8:CIB_EBR arc: E1_H01E0001 E3_H06W0003 arc: E1_H01E0101 E3_H06W0203 arc: E1_H02E0001 V02S0001 arc: E1_H02E0101 S3_V06N0103 arc: E1_H02E0201 E3_H06W0103 arc: E1_H02E0401 W1_H02E0401 arc: E1_H02E0501 W1_H02E0401 arc: E1_H02E0701 V02N0701 arc: E3_H06E0303 W3_H06E0203 arc: H01W0000 E3_H06W0103 arc: JD4 V00B0000 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 H02E0101 arc: N1_V02N0201 W1_H02E0201 arc: N1_V02N0301 E3_H06W0003 arc: N1_V02N0501 N1_V01S0100 arc: N1_V02N0601 H02W0601 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 V01N0101 arc: N3_V06N0203 E3_H06W0203 arc: N3_V06N0303 S1_V02N0601 arc: S1_V02S0001 E1_H02W0001 arc: S1_V02S0101 E1_H02W0101 arc: S1_V02S0201 N1_V01S0000 arc: S1_V02S0401 H02W0401 arc: S1_V02S0601 E1_H02W0601 arc: S1_V02S0701 W1_H02E0701 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 JQ4 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 N1_V02S0001 arc: V01S0000 N3_V06S0103 arc: W1_H02W0101 N3_V06S0103 arc: W1_H02W0701 E1_H02W0701 arc: W3_H06W0003 N1_V01S0000 arc: W3_H06W0103 E3_H06W0003 arc: W3_H06W0203 E3_H06W0103 enum: CIB.JLSR1MUX 0 enum: CIB.JCLK1MUX 0 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB4MUX 0 .tile CIB_R46C9:CIB_EBR arc: E1_H01E0101 E3_H06W0203 arc: E1_H02E0101 E3_H06W0103 arc: E1_H02E0301 N3_V06S0003 arc: E1_H02E0401 E3_H06W0203 arc: E1_H02E0501 E3_H06W0303 arc: E1_H02E0601 E1_H01W0000 arc: E1_H02E0701 H01E0101 arc: E3_H06E0003 V06S0003 arc: E3_H06E0203 N3_V06S0203 arc: H00L0000 H02E0201 arc: JA0 H00L0000 arc: JA1 H00L0000 arc: JA2 H01E0001 arc: JA3 H01E0001 arc: JA4 V00B0000 arc: JA5 V00B0000 arc: JA6 V02N0101 arc: JA7 V02N0101 arc: JC0 E1_H01W0000 arc: JC1 E1_H01W0000 arc: JC2 W1_H02E0401 arc: JC3 W1_H02E0401 arc: JC4 E1_H01E0101 arc: JC5 E1_H01E0101 arc: JC6 V00T0000 arc: JC7 V00T0000 arc: JCLK0 G_HPBX0000 arc: JLSR1 W1_H02E0501 arc: N1_V01N0001 S3_V06N0003 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0201 W1_H02E0201 arc: N1_V02N0301 V01N0101 arc: N1_V02N0401 N3_V06S0203 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0601 S3_V06N0303 arc: N3_V06N0003 S1_V02N0301 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 E3_H06W0203 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0101 E1_H02W0101 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0401 N1_V02S0401 arc: S1_V02S0601 E1_H02W0601 arc: S1_V02S0701 H06W0203 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 N1_V02S0601 arc: V00B0000 W1_H02E0601 arc: V00T0000 V02N0601 arc: W1_H02W0101 V06N0103 arc: W1_H02W0201 S3_V06N0103 arc: W1_H02W0401 N3_V06S0203 arc: W1_H02W0601 V02N0601 arc: W3_H06W0003 N1_V01S0000 arc: W3_H06W0103 S3_V06N0103 arc: W3_H06W0203 S3_V06N0203 arc: W3_H06W0303 E3_H06W0203 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 .tile CIB_R47C1:CIB_LR arc: S1_V02S0501 JF5 .tile CIB_R48C1:CIB_LR arc: E1_H02E0601 E3_H06W0303 .tile CIB_R49C1:CIB_LR arc: S1_V02S0501 N1_V02S0501 arc: S3_V06S0103 E3_H06W0103 .tile CIB_R50C1:CIB_LR arc: E1_H02E0101 V02N0101 arc: H00R0100 V02S0501 arc: JD7 H00R0100 .tile CIB_R51C1:CIB_LR arc: E1_H02E0101 S3_V06N0103 arc: E1_H02E0401 S3_V06N0203 arc: N1_V02N0101 S3_V06N0103 .tile CIB_R52C1:CIB_LR arc: E1_H02E0101 V06S0103 .tile CIB_R53C1:CIB_LR arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0601 S1_V02N0601 .tile CIB_R54C1:CIB_LR arc: E1_H02E0601 E3_H06W0303 .tile CIB_R55C1:CIB_LR arc: E1_H02E0101 N3_V06S0103 arc: E1_H02E0201 N3_V06S0103 arc: E1_H02E0301 E1_H01W0100 arc: E1_H02E0401 E3_H06W0203 arc: E1_H02E0601 E3_H06W0303 arc: N1_V02N0401 E3_H06W0203 arc: N1_V02N0601 E3_H06W0303 arc: S1_V02S0101 N3_V06S0103 arc: V01S0000 S3_V06N0103 .tile CIB_R56C1:CIB_LR arc: E1_H02E0301 E1_H01W0100 arc: E1_H02E0401 N1_V01S0000 arc: E1_H02E0501 E1_H01W0100 arc: E1_H02E0601 N1_V01S0000 .tile CIB_R57C1:CIB_LR arc: E1_H02E0101 N1_V02S0101 arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0701 E1_H01W0100 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0103 .tile CIB_R58C10:CIB_DSP arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0501 N3_V06S0303 arc: N1_V02N0601 H06W0303 arc: N1_V02N0701 H06W0203 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0103 arc: W1_H02W0101 N1_V01S0100 .tile CIB_R58C11:CIB_DSP arc: E3_H06E0303 S3_V06N0303 arc: N1_V02N0201 H02W0201 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0601 N3_V06S0303 arc: N1_V02N0701 N1_V01S0100 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 H06E0203 arc: N3_V06N0303 S3_V06N0303 .tile CIB_R58C12:CIB_DSP arc: E1_H02E0001 V01N0001 arc: E1_H02E0601 V06S0303 arc: N1_V02N0001 H02W0001 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0701 N1_V01S0100 arc: S1_V02S0101 N1_V02S0101 arc: S1_V02S0501 N3_V06S0303 arc: S1_V02S0601 N1_V02S0301 arc: W1_H02W0201 N3_V06S0103 .tile CIB_R58C13:CIB_DSP arc: E1_H01E0101 E3_H06W0203 arc: E1_H02E0301 V06S0003 arc: E1_H02E0601 V06S0303 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0101 H02W0101 arc: N1_V02N0201 H02W0201 arc: N1_V02N0501 H02W0501 arc: N1_V02N0601 S3_V06N0303 arc: N1_V02N0701 N1_V01S0100 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 V01N0001 arc: S1_V02S0201 N1_V02S0701 arc: S1_V02S0301 V01N0101 arc: S1_V02S0401 N3_V06S0203 arc: S1_V02S0501 N3_V06S0303 arc: S1_V02S0601 H02E0601 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0303 N1_V02S0601 arc: W1_H02W0001 S3_V06N0003 arc: W3_H06W0203 E1_H02W0401 arc: W3_H06W0303 E1_H02W0601 .tile CIB_R58C14:CIB_DSP arc: E1_H02E0101 S3_V06N0103 arc: E3_H06E0103 S3_V06N0103 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0301 H02E0301 arc: N1_V02N0501 H01E0101 arc: N1_V02N0601 S1_V02N0301 arc: N1_V02N0701 S1_V02N0701 arc: N3_V06N0003 S1_V02N0301 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0601 H02E0601 arc: S3_V06S0103 N3_V06S0003 arc: V01S0000 S3_V06N0103 arc: W1_H02W0101 S3_V06N0103 arc: W1_H02W0201 S3_V06N0103 arc: W1_H02W0501 N1_V01S0100 arc: W3_H06W0103 S3_V06N0103 .tile CIB_R58C15:CIB_DSP arc: E3_H06E0003 S3_V06N0003 arc: E3_H06E0203 V06N0203 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0601 W1_H02E0601 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 S1_V02N0101 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S1_V02N0601 arc: S1_V02S0101 H02E0101 arc: S1_V02S0401 S3_V06N0203 arc: S1_V02S0601 N1_V02S0301 arc: V01S0000 S3_V06N0103 arc: W1_H02W0401 V02N0401 arc: W1_H02W0601 S1_V02N0601 arc: W3_H06W0003 S3_V06N0003 .tile CIB_R58C16:CIB_DSP arc: E1_H02E0501 V01N0101 arc: E1_H02E0701 N1_V02S0701 arc: E3_H06E0103 N3_V06S0103 arc: E3_H06E0203 V06S0203 arc: E3_H06E0303 V06N0303 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0101 W1_H02E0101 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0601 V01N0001 arc: N1_V02N0701 S1_V02N0701 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S1_V02N0401 arc: S1_V02S0401 N1_V02S0401 arc: S1_V02S0501 E1_H01W0100 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 N1_V01S0000 .tile CIB_R58C17:CIB_DSP arc: E1_H02E0101 V06S0103 arc: E1_H02E0301 S1_V02N0301 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0203 JQ4 arc: E3_H06E0303 JQ5 arc: H01W0100 JQ7 arc: N1_V01N0001 S3_V06N0003 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0101 S1_V02N0001 arc: N1_V02N0201 N1_V01S0000 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0501 V01N0101 arc: N1_V02N0601 S1_V02N0601 arc: N1_V02N0701 V01N0101 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0101 S3_V06N0103 arc: S1_V02S0201 E1_H01W0000 arc: S1_V02S0401 H02W0401 arc: S1_V02S0601 V01N0001 arc: S1_V02S0701 E1_H01W0100 arc: V01S0000 JQ6 .tile CIB_R58C18:CIB_DSP arc: E1_H01E0001 JQ4 arc: E1_H02E0001 V02N0001 arc: E1_H02E0101 V06S0103 arc: E1_H02E0201 N3_V06S0103 arc: E1_H02E0301 N3_V06S0003 arc: E1_H02E0501 N1_V02S0501 arc: E1_H02E0601 N3_V06S0303 arc: E1_H02E0701 W1_H02E0701 arc: H01W0000 JQ0 arc: H01W0100 JQ1 arc: N1_V01N0101 JQ6 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0201 H02W0201 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0501 W1_H02E0501 arc: N1_V02N0601 H02W0601 arc: N1_V02N0701 V01N0101 arc: S1_V02S0001 JQ2 arc: S1_V02S0101 E1_H01W0100 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0401 E1_H02W0401 arc: S1_V02S0501 JQ7 arc: S1_V02S0601 N1_V02S0301 arc: S1_V02S0701 E1_H02W0701 arc: S3_V06S0003 E1_H01W0000 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 N3_V06S0203 arc: V01S0000 JQ5 arc: V01S0100 JQ3 arc: W1_H02W0401 V06S0203 enum: CIB.JC1MUX 0 enum: CIB.JA6MUX 0 enum: CIB.JC7MUX 0 enum: CIB.JA4MUX 0 enum: CIB.JC5MUX 0 enum: CIB.JA2MUX 0 enum: CIB.JC3MUX 0 enum: CIB.JA0MUX 0 .tile CIB_R58C19:CIB_DSP arc: E1_H02E0101 W1_H02E0101 arc: E1_H02E0201 V02N0201 arc: E1_H02E0301 N3_V06S0003 arc: E1_H02E0601 JQ4 arc: E3_H06E0003 W1_H02E0301 arc: E3_H06E0203 N3_V06S0203 arc: H00L0100 V02S0301 arc: H01W0000 JQ7 arc: H01W0100 JQ1 arc: JB6 V00B0000 arc: JB7 V00T0000 arc: JD6 H02E0001 arc: JD7 H00L0100 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 S1_V02N0001 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0301 W1_H02E0301 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0501 N1_V01S0100 arc: N1_V02N0601 E1_H02W0601 arc: S1_V02S0101 JQ3 arc: S1_V02S0201 H01E0001 arc: S1_V02S0301 H02W0301 arc: S1_V02S0401 JQ6 arc: S1_V02S0601 E1_H01W0000 arc: S1_V02S0701 JQ5 arc: S3_V06S0003 N1_V01S0000 arc: S3_V06S0103 E1_H01W0100 arc: S3_V06S0203 N3_V06S0203 arc: V00B0000 N1_V02S0201 arc: V00T0000 S1_V02N0401 arc: V01S0000 JQ0 arc: V01S0100 JQ2 arc: W1_H02W0001 E3_H06W0003 arc: W1_H02W0201 S3_V06N0103 arc: W1_H02W0401 E1_H02W0401 arc: W1_H02W0601 N3_V06S0303 arc: W3_H06W0203 N3_V06S0203 enum: CIB.JC1MUX 0 enum: CIB.JA6MUX 0 enum: CIB.JC7MUX 0 enum: CIB.JA4MUX 0 enum: CIB.JC5MUX 0 .tile CIB_R58C1:CIB_LR_S arc: JA0 V02N0701 enum: CIB.JB0MUX 0 .tile CIB_R58C20:CIB_DSP arc: E1_H02E0101 W3_H06E0103 arc: E1_H02E0201 W1_H02E0701 arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0501 N1_V02S0501 arc: E3_H06E0103 W3_H06E0103 arc: H00R0100 E1_H02W0701 arc: H01W0000 JQ3 arc: H01W0100 JQ7 arc: JB0 V00T0000 arc: JB1 H02E0101 arc: JB2 N1_V02S0301 arc: JB3 S1_V02N0101 arc: JB4 V02S0501 arc: JB5 V02S0701 arc: JB6 N1_V02S0701 arc: JB7 W1_H02E0101 arc: JD0 W1_H02E0201 arc: JD1 S1_V02N0201 arc: JD2 V00B0100 arc: JD3 H02W0201 arc: JD4 V00B0000 arc: JD5 N1_V02S0601 arc: JD6 H00R0100 arc: JD7 H02W0001 arc: JLSR1 V00T0100 arc: N1_V02N0001 H06E0003 arc: N1_V02N0101 W3_H06E0103 arc: N1_V02N0201 N3_V06S0103 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0601 V01N0001 arc: N1_V02N0701 S1_V02N0701 arc: S1_V02S0301 W1_H02E0301 arc: S1_V02S0401 H06E0203 arc: S1_V02S0501 H06E0303 arc: S3_V06S0003 JQ0 arc: S3_V06S0103 JQ2 arc: S3_V06S0203 JQ4 arc: S3_V06S0303 E1_H01W0100 arc: V00B0000 W1_H02E0601 arc: V00B0100 W1_H02E0501 arc: V00T0000 V02S0401 arc: V00T0100 N1_V02S0501 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0201 E1_H01W0000 arc: W1_H02W0301 JQ1 arc: W1_H02W0401 JQ6 arc: W1_H02W0701 JQ5 .tile CIB_R58C21:CIB_DSP arc: E1_H01E0001 JQ3 arc: E1_H02E0301 W3_H06E0003 arc: E1_H02E0501 V02S0501 arc: E3_H06E0103 V01N0101 arc: E3_H06E0303 W1_H02E0601 arc: H00R0000 V02N0601 arc: H00R0100 H02E0501 arc: H01W0000 JQ1 arc: H01W0100 JQ2 arc: JB0 V02N0301 arc: JB1 W1_H02E0301 arc: JB2 H02E0301 arc: JB3 H02W0101 arc: JB4 V02N0701 arc: JB5 V00B0100 arc: JCE3 H00R0100 arc: JD0 W1_H02E0201 arc: JD1 V00T0100 arc: JD2 V02S0001 arc: JD3 H00R0000 arc: JD4 H02E0201 arc: JD5 V00B0000 arc: JLSR0 H02E0501 arc: JLSR1 H02E0501 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0501 S1_V02N0501 arc: N1_V02N0601 S1_V02N0301 arc: N1_V02N0701 S3_V06N0203 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0203 W3_H06E0203 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 E1_H01W0100 arc: S3_V06S0203 N3_V06S0203 arc: V00B0000 H02W0601 arc: V00B0100 V02N0101 arc: V00T0100 H02W0301 arc: V01S0000 JQ0 arc: V01S0100 N3_V06S0303 arc: W1_H02W0001 V06S0003 arc: W1_H02W0201 E1_H02W0701 arc: W1_H02W0401 S1_V02N0401 arc: W1_H02W0601 S1_V02N0601 enum: CIB.JA3MUX 0 enum: CIB.JC2MUX 0 enum: CIB.JA1MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JC0MUX 0 enum: CIB.JA7MUX 0 enum: CIB.JB6MUX 0 enum: CIB.JB7MUX 0 .tile CIB_R58C22:CIB_DSP arc: E1_H01E0101 JQ2 arc: E1_H02E0001 V02S0001 arc: E1_H02E0201 N3_V06S0103 arc: E1_H02E0301 N3_V06S0003 arc: E1_H02E0401 JQ4 arc: E1_H02E0701 N1_V02S0701 arc: E3_H06E0003 JQ0 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0203 JQ7 arc: E3_H06E0303 N3_V06S0303 arc: H01W0100 JQ6 arc: N1_V01N0001 JQ3 arc: N1_V02N0001 H06E0003 arc: N1_V02N0101 W1_H02E0101 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0301 H02E0301 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0501 N1_V01S0100 arc: N1_V02N0601 H01E0001 arc: N1_V02N0701 N3_V06S0203 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0303 W3_H06E0303 arc: S1_V02S0101 W1_H02E0101 arc: S1_V02S0301 JQ1 arc: S1_V02S0701 S3_V06N0203 arc: S3_V06S0003 E1_H01W0000 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 JQ5 arc: V01S0000 S3_V06N0103 arc: V01S0100 S3_V06N0303 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0301 N1_V02S0301 arc: W1_H02W0401 S1_V02N0401 arc: W1_H02W0501 S3_V06N0303 arc: W1_H02W0601 N3_V06S0303 arc: W1_H02W0701 W3_H06E0203 enum: CIB.JC1MUX 0 enum: CIB.JA6MUX 0 enum: CIB.JC7MUX 0 enum: CIB.JA4MUX 0 enum: CIB.JC5MUX 0 enum: CIB.JA2MUX 0 enum: CIB.JC3MUX 0 enum: CIB.JA0MUX 0 .tile CIB_R58C23:CIB_DSP arc: E1_H01E0001 JQ0 arc: E1_H02E0001 W1_H02E0501 arc: E1_H02E0301 N1_V02S0301 arc: E1_H02E0501 N1_V02S0501 arc: E3_H06E0103 JQ2 arc: E3_H06E0203 JQ4 arc: E3_H06E0303 JQ6 arc: H01W0000 JQ5 arc: N1_V01N0001 JQ3 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 H06E0103 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0501 JQ7 arc: N1_V02N0601 H02W0601 arc: S1_V02S0101 JQ1 arc: S1_V02S0201 H06E0103 arc: S1_V02S0401 E1_H01W0000 arc: S1_V02S0501 E1_H01W0100 arc: S1_V02S0701 S3_V06N0203 arc: S3_V06S0303 H01E0101 arc: V01S0000 N3_V06S0103 arc: W1_H02W0301 V01N0101 arc: W1_H02W0701 V06S0203 enum: CIB.JC1MUX 0 enum: CIB.JA6MUX 0 enum: CIB.JC7MUX 0 enum: CIB.JA4MUX 0 enum: CIB.JC5MUX 0 .tile CIB_R58C24:CIB_DSP arc: E1_H01E0001 JQ5 arc: E1_H01E0101 JQ1 arc: E1_H02E0001 W1_H02E0001 arc: E1_H02E0101 V06S0103 arc: E1_H02E0201 W1_H02E0701 arc: E1_H02E0301 W1_H02E0201 arc: E1_H02E0601 N1_V02S0601 arc: E1_H02E0701 V02N0701 arc: H01W0000 JQ7 arc: H01W0100 JQ0 arc: JB2 N1_V02S0301 arc: JB3 W1_H02E0301 arc: JB4 N1_V02S0701 arc: JB5 H02E0301 arc: JB6 N1_V01S0000 arc: JB7 V00T0000 arc: JD2 V02N0001 arc: JD3 V02N0201 arc: JD4 V02N0401 arc: JD5 H02W0001 arc: JD6 S1_V02N0601 arc: JD7 V00B0000 arc: JLSR0 H02E0501 arc: JLSR1 H02E0501 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0401 H01E0001 arc: N1_V02N0601 JQ4 arc: N3_V06N0003 S1_V02N0001 arc: N3_V06N0103 S3_V06N0003 arc: S1_V02S0001 S3_V06N0003 arc: S1_V02S0101 JQ3 arc: S1_V02S0201 E1_H01W0000 arc: S1_V02S0401 W1_H02E0401 arc: S3_V06S0103 N1_V01S0100 arc: S3_V06S0203 N1_V02S0701 arc: S3_V06S0303 H06E0303 arc: V00B0000 N1_V02S0201 arc: V00T0000 E1_H02W0201 arc: V01S0000 N3_V06S0103 arc: V01S0100 JQ2 arc: W1_H02W0601 JQ6 .tile CIB_R58C25:CIB_DSP arc: E1_H02E0001 V02S0001 arc: E1_H02E0101 V06S0103 arc: E1_H02E0201 V06S0103 arc: E1_H02E0301 V01N0101 arc: E1_H02E0401 W3_H06E0203 arc: E1_H02E0701 W3_H06E0203 arc: E3_H06E0003 JQ3 arc: E3_H06E0103 V01N0101 arc: E3_H06E0203 JQ4 arc: E3_H06E0303 JQ5 arc: H00R0000 H02E0601 arc: H00R0100 V02S0501 arc: H01W0000 JQ0 arc: JB0 H00R0100 arc: JB1 V00T0000 arc: JB2 H02W0101 arc: JB3 E1_H02W0101 arc: JB4 H00R0000 arc: JB5 H02E0301 arc: JB6 H02E0101 arc: JB7 N1_V02S0701 arc: JD0 S1_V02N0001 arc: JD1 N1_V02S0201 arc: JD2 H02E0001 arc: JD3 V00T0100 arc: JD4 N1_V02S0401 arc: JD5 V01N0001 arc: JD6 W1_H02E0001 arc: JD7 N1_V02S0601 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0201 JQ2 arc: N1_V02N0301 E1_H01W0100 arc: N1_V02N0401 H06E0203 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0101 H01E0101 arc: S1_V02S0201 H01E0001 arc: S1_V02S0301 H06E0003 arc: S1_V02S0501 S3_V06N0303 arc: S3_V06S0003 N1_V01S0000 arc: S3_V06S0103 JQ1 arc: S3_V06S0203 E1_H01W0000 arc: S3_V06S0303 N1_V01S0100 arc: V00T0000 V02S0601 arc: V00T0100 V02N0701 arc: V01S0000 JQ7 arc: V01S0100 JQ6 arc: W1_H02W0001 V02S0001 arc: W3_H06W0003 E3_H06W0003 enum: CIB.JA3MUX 0 enum: CIB.JC2MUX 0 enum: CIB.JA1MUX 0 enum: CIB.JC0MUX 0 enum: CIB.JA7MUX 0 .tile CIB_R58C26:CIB_DSP arc: E1_H01E0001 JF4 arc: E1_H02E0001 N3_V06S0003 arc: E1_H02E0101 N1_V02S0101 arc: E1_H02E0201 W1_H02E0701 arc: E1_H02E0401 V06S0203 arc: E1_H02E0501 JF5 arc: E3_H06E0303 JQ6 arc: H00L0000 V02S0201 arc: H00L0100 N1_V02S0301 arc: H00R0000 H02W0401 arc: H01W0000 JQ5 arc: H01W0100 JQ7 arc: JB0 V02S0101 arc: JB1 V02N0101 arc: JB4 H00L0000 arc: JB5 H00R0000 arc: JB6 V00B0100 arc: JB7 H02E0101 arc: JCE0 H00L0100 arc: JCE1 H00L0100 arc: JCE2 H00L0100 arc: JCE3 H00L0100 arc: JD0 W1_H02E0201 arc: JD1 V00T0100 arc: JD4 V02S0601 arc: JD5 V02N0601 arc: JD6 H02W0201 arc: JD7 H02E0001 arc: S1_V02S0001 H02W0001 arc: S1_V02S0101 H06E0103 arc: S1_V02S0301 E1_H02W0301 arc: S1_V02S0401 E1_H02W0401 arc: S1_V02S0501 E1_H01W0100 arc: S1_V02S0601 JF6 arc: S1_V02S0701 JF7 arc: S3_V06S0003 E1_H01W0000 arc: S3_V06S0103 N1_V01S0100 arc: S3_V06S0203 JQ4 arc: S3_V06S0303 N1_V01S0100 arc: V00B0100 H02W0701 arc: V00T0100 V02S0701 arc: V01S0000 N3_V06S0103 arc: W1_H02W0101 E1_H02W0101 arc: W1_H02W0201 N1_V02S0201 enum: CIB.JD3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JB3MUX 0 .tile CIB_R58C27:CIB_DSP arc: E1_H01E0001 JF1 arc: E1_H01E0101 JF0 arc: E1_H02E0001 N3_V06S0003 arc: E1_H02E0101 N3_V06S0103 arc: E1_H02E0201 W1_H02E0701 arc: E1_H02E0301 W1_H02E0201 arc: E1_H02E0501 N3_V06S0303 arc: E1_H02E0701 V06S0203 arc: E3_H06E0203 JF7 arc: E3_H06E0303 JF6 arc: H00R0000 S1_V02N0401 arc: H00R0100 V02N0701 arc: H01W0000 JQ1 arc: H01W0100 JQ4 arc: JB0 V02S0101 arc: JB1 N1_V02S0301 arc: JB2 V02S0301 arc: JB3 W1_H02E0301 arc: JB4 H02W0101 arc: JB5 V02S0701 arc: JB6 V00T0000 arc: JB7 V00B0100 arc: JD0 V00T0100 arc: JD1 H00R0000 arc: JD2 N1_V02S0001 arc: JD3 V02S0201 arc: JD4 V00B0000 arc: JD5 H00R0100 arc: JD6 H02W0001 arc: JD7 H02W0201 arc: N1_V01N0001 JQ3 arc: N1_V02N0001 H01E0001 arc: N1_V02N0101 E1_H01W0100 arc: N1_V02N0201 E1_H01W0000 arc: S1_V02S0001 E1_H02W0001 arc: S1_V02S0101 JF3 arc: S1_V02S0201 JQ0 arc: S1_V02S0301 V01N0101 arc: S1_V02S0401 JF4 arc: S1_V02S0501 H02E0501 arc: S1_V02S0601 N1_V01S0000 arc: S1_V02S0701 JF5 arc: S3_V06S0103 JQ2 arc: S3_V06S0203 JQ7 arc: S3_V06S0303 JQ5 arc: V00B0000 W1_H02E0401 arc: V00B0100 N1_V02S0101 arc: V00T0000 N1_V02S0601 arc: V00T0100 N1_V02S0501 arc: V01S0100 JQ6 arc: W1_H02W0001 JF2 arc: W1_H02W0101 W3_H06E0103 arc: W1_H02W0201 N1_V02S0201 arc: W1_H02W0401 V06S0203 arc: W1_H02W0701 N3_V06S0203 enum: CIB.JA3MUX 0 enum: CIB.JC2MUX 0 enum: CIB.JA1MUX 0 enum: CIB.JC0MUX 0 enum: CIB.JA7MUX 0 enum: CIB.JC6MUX 0 enum: CIB.JA5MUX 0 enum: CIB.JC4MUX 0 enum: CIB.JC1MUX 0 enum: CIB.JA6MUX 0 enum: CIB.JC7MUX 0 enum: CIB.JA4MUX 0 enum: CIB.JC5MUX 0 enum: CIB.JA2MUX 0 enum: CIB.JC3MUX 0 enum: CIB.JA0MUX 0 .tile CIB_R58C28:CIB_DSP arc: E1_H01E0001 JQ2 arc: E1_H01E0101 JF0 arc: E1_H02E0001 N3_V06S0003 arc: E1_H02E0101 N1_V02S0101 arc: E1_H02E0301 V02S0301 arc: E1_H02E0501 W1_H02E0401 arc: E1_H02E0601 W3_H06E0303 arc: H00L0000 V02S0201 arc: H00R0000 V02S0601 arc: H01W0000 JQ5 arc: H01W0100 JQ4 arc: JB0 V02S0101 arc: JB1 W1_H02E0101 arc: JB2 H00L0000 arc: JB3 N1_V02S0301 arc: JB6 V02N0701 arc: JB7 V00B0100 arc: JD0 W1_H02E0001 arc: JD1 H00R0000 arc: JD2 W1_H02E0201 arc: JD3 V00T0100 arc: JD6 N1_V02S0601 arc: JD7 V02S0401 arc: JLSR0 H02W0301 arc: JLSR1 H02W0301 arc: N1_V01N0001 JF5 arc: N1_V02N0001 JF2 arc: N1_V02N0301 JF1 arc: N1_V02N0401 JQ6 arc: N1_V02N0601 JF4 arc: N1_V02N0701 JF7 arc: S1_V02S0001 JQ0 arc: S1_V02S0101 JF3 arc: S1_V02S0301 V01N0101 arc: S1_V02S0401 E1_H01W0000 arc: S1_V02S0501 V01N0101 arc: S1_V02S0701 JQ7 arc: S3_V06S0003 JQ3 arc: S3_V06S0103 JQ1 arc: S3_V06S0203 N1_V01S0000 arc: S3_V06S0303 E1_H01W0100 arc: V00B0100 H02E0701 arc: V00T0100 V02S0701 arc: V01S0000 JF6 arc: V01S0100 N3_V06S0303 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0101 W3_H06E0103 arc: W1_H02W0201 V01N0001 arc: W1_H02W0301 H01E0101 arc: W1_H02W0401 H01E0001 enum: CIB.JA5MUX 0 enum: CIB.JC4MUX 0 enum: CIB.JA3MUX 0 enum: CIB.JC2MUX 0 enum: CIB.JA1MUX 0 enum: CIB.JC0MUX 0 enum: CIB.JA7MUX 0 enum: CIB.JC6MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JC1MUX 0 enum: CIB.JA6MUX 0 enum: CIB.JC7MUX 0 enum: CIB.JA4MUX 0 enum: CIB.JC5MUX 0 .tile CIB_R58C29:CIB_DSP arc: E1_H01E0001 JF3 arc: E1_H01E0101 JF7 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0101 W1_H02E0001 arc: E1_H02E0201 JF2 arc: E1_H02E0301 N3_V06S0003 arc: E1_H02E0401 JQ6 arc: E3_H06E0303 JF6 arc: H01W0000 JQ4 arc: H01W0100 JQ5 arc: JB0 N1_V02S0301 arc: JB1 W1_H02E0301 arc: JB2 V02S0301 arc: JB3 W1_H02E0101 arc: JB4 V02S0501 arc: JB5 E1_H02W0101 arc: JB6 S1_V02N0501 arc: JB7 H02E0101 arc: JD0 N1_V02S0201 arc: JD1 V00T0100 arc: JD2 V00B0100 arc: JD3 H02W0001 arc: JD4 S1_V02N0601 arc: JD5 V00B0000 arc: JD6 W1_H02E0201 arc: JD7 V02S0601 arc: JLSR1 H02E0301 arc: N1_V01N0001 JF5 arc: N1_V01N0101 JQ1 arc: N1_V02N0001 JQ0 arc: N1_V02N0101 E1_H01W0100 arc: N1_V02N0201 JF0 arc: N1_V02N0301 JQ3 arc: N1_V02N0601 JF4 arc: S1_V02S0101 JF1 arc: S1_V02S0201 E1_H01W0000 arc: S1_V02S0301 N1_V01S0100 arc: S1_V02S0401 W3_H06E0203 arc: S1_V02S0501 H06E0303 arc: S1_V02S0601 N1_V01S0000 arc: S1_V02S0701 H01E0101 arc: S3_V06S0003 H01E0001 arc: S3_V06S0303 W3_H06E0303 arc: V00B0000 H02W0601 arc: V00B0100 W1_H02E0501 arc: V00T0100 N1_V02S0701 arc: V01S0000 JQ7 arc: V01S0100 N3_V06S0303 arc: W1_H02W0001 JQ2 arc: W1_H02W0301 N3_V06S0003 enum: CIB.JA5MUX 0 enum: CIB.JC4MUX 0 .tile CIB_R58C2:CIB_DSP arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0401 N3_V06S0203 arc: S1_V02S0101 V01N0101 .tile CIB_R58C30:CIB_DSP arc: E1_H01E0001 JF3 arc: H00L0100 H02E0301 arc: H00R0000 N1_V02S0401 arc: H00R0100 W1_H02E0501 arc: H01W0000 JQ2 arc: H01W0100 JF2 arc: JB0 N1_V02S0101 arc: JB1 H02E0101 arc: JB2 V02S0301 arc: JB3 H00R0100 arc: JB4 V02N0501 arc: JB5 H00R0000 arc: JCE3 H00L0100 arc: JD0 H02E0001 arc: JD1 V00B0100 arc: JD2 W1_H02E0001 arc: JD3 N1_V02S0201 arc: JD4 V02N0401 arc: JD5 V00B0000 arc: JLSR0 H02E0301 arc: JLSR1 H02E0301 arc: N1_V01N0001 JQ0 arc: N1_V01N0101 JF0 arc: N1_V02N0001 H01E0001 arc: N1_V02N0101 JQ3 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0301 H02E0301 arc: N1_V02N0701 H06E0203 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0101 V01N0101 arc: S1_V02S0201 H02E0201 arc: S1_V02S0301 JQ1 arc: S1_V02S0501 N1_V01S0100 arc: S1_V02S0601 H06E0303 arc: S1_V02S0701 H01E0101 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 JF1 arc: V00B0000 W1_H02E0601 arc: V00B0100 N1_V02S0301 arc: W1_H02W0001 V06S0003 arc: W1_H02W0601 N1_V02S0601 enum: CIB.JA3MUX 0 enum: CIB.JC2MUX 0 enum: CIB.JA1MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JC0MUX 0 enum: CIB.JA7MUX 0 enum: CIB.JB6MUX 0 enum: CIB.JB7MUX 0 .tile CIB_R58C31:CIB_DSP arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0201 N3_V06S0103 arc: S1_V02S0001 H01E0001 arc: S1_V02S0301 W3_H06E0003 arc: S1_V02S0401 W1_H02E0401 arc: S1_V02S0601 W3_H06E0303 arc: S1_V02S0701 W3_H06E0203 arc: S3_V06S0303 N3_V06S0303 arc: W1_H02W0101 W3_H06E0103 arc: W3_H06W0003 S3_V06N0003 .tile CIB_R58C32:CIB_DSP arc: S1_V02S0601 H06E0303 .tile CIB_R58C3:CIB_DSP arc: N1_V02N0101 V01N0101 arc: N1_V02N0601 S1_V02N0301 .tile CIB_R58C4:CIB_DSP arc: N1_V02N0101 V01N0101 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0301 V01N0101 arc: N1_V02N0401 N3_V06S0203 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0601 E1_H02W0601 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0001 H02W0001 arc: S1_V02S0301 H02W0301 .tile CIB_R58C5:CIB_DSP arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0601 S1_V02N0601 arc: N1_V02N0701 N1_V01S0100 arc: S1_V02S0001 N3_V06S0003 arc: S1_V02S0301 E1_H02W0301 arc: S1_V02S0701 N3_V06S0203 arc: W1_H02W0001 N3_V06S0003 arc: W1_H02W0301 N3_V06S0003 .tile CIB_R58C6:CIB_DSP arc: E1_H02E0301 V02S0301 arc: N1_V02N0101 V01N0101 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0601 H02W0601 arc: N1_V02N0701 V01N0101 arc: S1_V02S0401 E1_H02W0401 arc: W1_H02W0501 N1_V01S0100 arc: W1_H02W0601 N1_V01S0000 .tile CIB_R58C7:CIB_DSP arc: E1_H02E0001 N3_V06S0003 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0201 N1_V01S0000 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0601 S1_V02N0301 arc: N1_V02N0701 S1_V02N0701 arc: S1_V02S0201 S3_V06N0103 arc: S1_V02S0301 H02E0301 arc: S1_V02S0501 N1_V02S0401 arc: W1_H02W0301 S3_V06N0003 arc: W1_H02W0601 V01N0001 .tile CIB_R58C8:CIB_DSP arc: E3_H06E0203 S3_V06N0203 arc: N1_V02N0001 H02E0001 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0201 E3_H06W0103 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0501 S1_V02N0501 arc: N1_V02N0601 N3_V06S0303 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0303 S1_V02N0601 arc: S1_V02S0101 E1_H02W0101 arc: S1_V02S0501 V01N0101 arc: S1_V02S0601 N1_V02S0301 arc: S1_V02S0701 N3_V06S0203 arc: W1_H02W0401 E1_H02W0101 .tile CIB_R58C9:CIB_DSP arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0301 E3_H06W0003 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0601 S1_V02N0601 arc: N1_V02N0701 S1_V02N0601 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0203 S1_V02N0401 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0401 S3_V06N0203 arc: V01S0000 N3_V06S0103 .tile CIB_R59C1:CIB_LR arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0701 S1_V02N0701 arc: S1_V02S0701 E1_H01W0100 .tile CIB_R5C125:CIB_PLL1 enum: CIB.JA3MUX 0 enum: CIB.JB3MUX 0 .tile CIB_R5C1:CIB_PLL1 enum: CIB.JA3MUX 0 enum: CIB.JB3MUX 0 .tile CIB_R60C1:CIB_LR arc: E1_H02E0001 E1_H01W0000 arc: E1_H02E0601 V02N0601 arc: E1_H02E0701 V02S0701 .tile CIB_R61C1:CIB_LR arc: E1_H02E0201 V02N0201 arc: E1_H02E0401 E3_H06W0203 arc: N1_V02N0101 E3_H06W0103 arc: N1_V02N0601 E1_H01W0000 arc: N1_V02N0701 E1_H01W0100 arc: N3_V06N0103 E3_H06W0103 .tile CIB_R62C1:CIB_LR arc: E1_H02E0101 E1_H01W0100 arc: N1_V02N0201 H06W0103 .tile CIB_R63C1:CIB_LR arc: E1_H02E0401 E1_H01W0000 arc: N3_V06N0003 E3_H06W0003 arc: N3_V06N0103 E3_H06W0103 .tile CIB_R65C1:CIB_LR arc: E1_H02E0201 S3_V06N0103 .tile CIB_R70C10:CIB_EBR arc: E1_H02E0301 V06S0003 arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0501 N1_V02S0501 arc: E1_H02E0601 V01N0001 arc: E1_H02E0701 V02S0701 arc: H00R0000 H02E0401 arc: H00R0100 V02S0501 arc: JA0 S1_V02N0701 arc: JA1 H00R0000 arc: JA2 S1_V02N0501 arc: JA3 V02S0701 arc: JA4 V02N0301 arc: JA5 W1_H02E0501 arc: JC0 S1_V02N0401 arc: JC1 H02E0401 arc: JC2 S1_V02N0601 arc: JC3 V02S0401 arc: JC4 V02N0001 arc: JC5 W1_H02E0601 arc: JCE1 H00R0100 arc: JCLK0 G_HPBX0000 arc: JD6 V00B0000 arc: N3_V06N0003 W3_H06E0003 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0303 JQ6 arc: V00B0000 V02S0201 arc: W1_H02W0501 V06S0303 enum: CIB.JB5MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD4MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JD7MUX 0 enum: CIB.JB6MUX 0 enum: CIB.JB7MUX 0 .tile CIB_R70C11:CIB_EBR arc: E1_H02E0501 N1_V02S0501 arc: H00L0100 W1_H02E0301 arc: JA0 W1_H02E0501 arc: JA1 W1_H02E0501 arc: JA2 S1_V02N0501 arc: JA3 S1_V02N0501 arc: JA4 V00T0000 arc: JA5 V00T0000 arc: JA6 V00T0100 arc: JA7 V00T0100 arc: JC0 H00L0100 arc: JC1 H00L0100 arc: JC2 W1_H02E0601 arc: JC3 W1_H02E0601 arc: JC4 V00B0100 arc: JC5 V00B0100 arc: JC6 N1_V02S0001 arc: JC7 N1_V02S0001 arc: JCLK0 G_HPBX0000 arc: JLSR1 V00B0000 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0303 S3_V06N0203 arc: V00B0000 S1_V02N0001 arc: V00B0100 W1_H02E0701 arc: V00T0000 V02S0401 arc: V00T0100 H02E0301 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD0MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 .tile CIB_R70C12:CIB_EBR arc: H00R0100 V02S0501 arc: JA0 H02E0501 arc: JA1 H02E0501 arc: JA4 S1_V02N0101 arc: JA5 S1_V02N0101 arc: JA6 W1_H02E0701 arc: JA7 W1_H02E0701 arc: JC0 W1_H02E0601 arc: JC1 W1_H02E0601 arc: JC4 W1_H02E0401 arc: JC5 W1_H02E0401 arc: JC6 V00B0100 arc: JC7 V00B0100 arc: JCE1 H00R0100 arc: JCLK0 G_HPBX0000 arc: V00B0100 W1_H02E0501 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD6MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JB7MUX 0 .tile CIB_R70C13:CIB_EBR arc: H00L0000 V02S0001 arc: H00R0000 H02W0601 arc: JA0 V02N0501 arc: JA1 V02N0501 arc: JA2 V00B0000 arc: JA3 V00B0000 arc: JA4 H02W0701 arc: JA5 H02W0701 arc: JA6 H00R0000 arc: JA7 H00R0000 arc: JC0 H00L0000 arc: JC1 H00L0000 arc: JC2 E1_H02W0601 arc: JC3 E1_H02W0601 arc: JC4 E1_H02W0401 arc: JC5 E1_H02W0401 arc: JC6 V00B0100 arc: JC7 V00B0100 arc: JCLK0 G_HPBX0000 arc: JD0 S1_V02N0201 arc: JLSR1 V00T0000 arc: N3_V06N0003 JQ0 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0103 arc: V00B0000 N1_V02S0201 arc: V00B0100 V02N0101 arc: V00T0000 S1_V02N0601 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD1MUX 0 enum: CIB.JB0MUX 0 .tile CIB_R70C14:CIB_EBR arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0501 S1_V02N0501 arc: H00L0000 V02S0201 arc: H00L0100 V02S0101 arc: H00R0000 V02S0601 arc: H00R0100 S1_V02N0501 arc: JA0 H00L0100 arc: JA1 S1_V02N0701 arc: JA4 V00T0000 arc: JA5 V02S0101 arc: JA6 V00T0100 arc: JA7 H00R0000 arc: JC0 E1_H02W0601 arc: JC1 H00L0000 arc: JC4 V02S0201 arc: JC5 V00B0100 arc: JC6 V00B0100 arc: JC7 E1_H02W0601 arc: JCE1 H00R0100 arc: JCLK0 G_HPBX0000 arc: N3_V06N0303 E3_H06W0303 arc: V00B0100 E1_H02W0501 arc: V00T0000 V02S0601 arc: V00T0100 S1_V02N0701 arc: W1_H02W0601 E1_H02W0301 arc: W1_H02W0701 V02S0701 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JLSR1MUX 0 .tile CIB_R70C15:CIB_EBR arc: E1_H02E0601 V02S0601 arc: E1_H02E0701 V06S0203 arc: E3_H06E0003 V06S0003 arc: E3_H06E0103 V06S0103 arc: H00L0000 H02W0001 arc: H00L0100 S1_V02N0301 arc: JA0 V02N0501 arc: JA1 V02N0501 arc: JA2 S1_V02N0501 arc: JA3 S1_V02N0501 arc: JA4 V00T0100 arc: JA5 V00T0100 arc: JA6 H00L0000 arc: JA7 H00L0000 arc: JC0 H00L0100 arc: JC1 H00L0100 arc: JC2 V02N0601 arc: JC3 V02N0601 arc: JC4 V01N0101 arc: JC5 V01N0101 arc: JC6 V02N0001 arc: JC7 V02N0001 arc: JCLK0 G_HPBX0000 arc: JD2 N1_V02S0201 arc: JLSR1 H02E0301 arc: N3_V06N0103 JQ2 arc: N3_V06N0203 S3_V06N0203 arc: V00T0100 V02S0701 arc: W1_H02W0401 V02N0401 arc: W1_H02W0601 V06S0303 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD3MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JB1MUX 0 .tile CIB_R70C16:CIB_EBR arc: E1_H02E0001 N1_V02S0001 arc: E1_H02E0501 V06S0303 arc: E1_H02E0701 V02S0701 arc: E3_H06E0103 N1_V01S0100 arc: E3_H06E0203 V01N0001 arc: E3_H06E0303 V06S0303 arc: H00L0100 V02N0301 arc: H00R0100 W1_H02E0501 arc: JA0 V02N0501 arc: JA1 V02N0501 arc: JA4 H02E0701 arc: JA5 H02E0701 arc: JA6 N1_V01S0100 arc: JA7 N1_V01S0100 arc: JC0 H00L0100 arc: JC1 H00L0100 arc: JC4 S1_V02N0201 arc: JC5 S1_V02N0201 arc: JC6 V00T0100 arc: JC7 V00T0100 arc: JCE1 H00R0100 arc: JCLK0 G_HPBX0000 arc: N3_V06N0003 E3_H06W0003 arc: V00T0100 S1_V02N0501 arc: W1_H02W0001 V06S0003 arc: W1_H02W0301 V06S0003 arc: W1_H02W0501 S1_V02N0501 arc: W1_H02W0601 V01N0001 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JLSR1MUX 0 .tile CIB_R70C17:CIB_EBR arc: E1_H02E0501 V02N0501 arc: E1_H02E0601 N1_V02S0601 arc: E1_H02E0701 W1_H02E0601 arc: JD4 H02E0001 arc: N1_V02N0601 JQ4 arc: N3_V06N0203 E3_H06W0203 arc: N3_V06N0303 S3_V06N0203 enum: CIB.JLSR0MUX 0 enum: CIB.JCLK0MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JCE0MUX 1 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JCLK1MUX 0 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB4MUX 0 .tile CIB_R70C18:CIB_EBR arc: E1_H02E0201 N1_V02S0201 arc: E1_H02E0301 V01N0101 arc: E1_H02E0401 V06S0203 arc: E1_H02E0501 V02N0501 arc: E1_H02E0601 S1_V02N0601 arc: E1_H02E0701 S1_V02N0701 arc: H00R0000 V02N0601 arc: JA0 H00R0000 arc: JA1 H00R0000 arc: JA2 S1_V02N0701 arc: JA3 S1_V02N0701 arc: JA4 W1_H02E0701 arc: JA5 W1_H02E0701 arc: JA6 W1_H02E0501 arc: JA7 W1_H02E0501 arc: JC0 S1_V02N0601 arc: JC1 S1_V02N0601 arc: JC2 V02N0401 arc: JC3 V02N0401 arc: JC4 V01N0101 arc: JC5 V01N0101 arc: JC6 V02N0001 arc: JC7 V02N0001 arc: JCLK0 G_HPBX0000 arc: JLSR1 H02E0501 arc: N3_V06N0103 E3_H06W0103 arc: N3_V06N0203 S3_V06N0103 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 .tile CIB_R70C19:CIB_EBR arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0501 V01N0101 arc: E1_H02E0601 V01N0001 arc: E1_H02E0701 N1_V02S0701 arc: H00L0000 H02E0201 arc: H00R0000 H02W0601 arc: JA0 V02S0701 arc: JA1 H00L0000 arc: JA2 S1_V02N0501 arc: JA3 W1_H02E0701 arc: JA4 V02N0301 arc: JA5 V00B0000 arc: JC0 V02S0401 arc: JC1 H00L0000 arc: JC2 S1_V02N0601 arc: JC3 H02W0401 arc: JC4 V02N0001 arc: JC5 W1_H02E0601 arc: JCE1 H00R0000 arc: JCLK0 G_HPBX0000 arc: JD6 V02S0601 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0303 JQ6 arc: V00B0000 W1_H02E0601 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JD7MUX 0 enum: CIB.JB6MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD4MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JD5MUX 0 .tile CIB_R70C20:CIB_EBR arc: E1_H02E0501 S1_V02N0501 arc: E1_H02E0601 N1_V02S0601 arc: JA0 W1_H02E0501 arc: JA1 W1_H02E0501 arc: JA2 W1_H02E0701 arc: JA3 W1_H02E0701 arc: JA4 N1_V02S0101 arc: JA5 N1_V02S0101 arc: JA6 H02E0701 arc: JA7 H02E0701 arc: JC0 W1_H02E0601 arc: JC1 W1_H02E0601 arc: JC2 W1_H02E0401 arc: JC3 W1_H02E0401 arc: JC4 V00T0100 arc: JC5 V00T0100 arc: JC6 N1_V02S0001 arc: JC7 N1_V02S0001 arc: JCLK0 G_HPBX0000 arc: JLSR1 V00T0000 arc: V00T0000 V02N0601 arc: V00T0100 W1_H02E0301 arc: W1_H02W0401 E1_H02W0101 arc: W1_H02W0601 S1_V02N0601 arc: W3_H06W0303 E3_H06W0203 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD0MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 .tile CIB_R70C21:CIB_EBR arc: E1_H02E0201 N1_V02S0201 arc: E1_H02E0401 V06S0203 arc: E1_H02E0501 V02N0501 arc: E1_H02E0601 S1_V02N0601 arc: E1_H02E0701 S1_V02N0701 arc: E3_H06E0103 W3_H06E0003 arc: E3_H06E0203 W3_H06E0103 arc: E3_H06E0303 V06S0303 arc: H00R0000 H02E0601 arc: H00R0100 V02S0501 arc: JA0 H00R0000 arc: JA1 H00R0000 arc: JA4 S1_V02N0101 arc: JA5 S1_V02N0101 arc: JA6 W1_H02E0501 arc: JA7 W1_H02E0501 arc: JC0 H02W0401 arc: JC1 W1_H02E0601 arc: JC4 W1_H02E0401 arc: JC5 W1_H02E0401 arc: JC6 S1_V02N0001 arc: JC7 S1_V02N0001 arc: JCE1 H00R0100 arc: JCLK0 G_HPBX0000 arc: N3_V06N0103 E3_H06W0103 arc: N3_V06N0203 S3_V06N0103 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD6MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JB7MUX 0 .tile CIB_R70C22:CIB_EBR arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0601 S1_V02N0601 arc: E1_H02E0701 N1_V01S0100 arc: E3_H06E0303 W3_H06E0303 arc: H00R0000 V02N0601 arc: JA0 H02E0501 arc: JA1 H02E0501 arc: JA2 H02E0701 arc: JA3 H02E0701 arc: JA4 H02W0701 arc: JA5 H02W0701 arc: JA6 H00R0000 arc: JA7 H00R0000 arc: JC0 H02E0601 arc: JC1 H02E0601 arc: JC2 H02E0401 arc: JC3 H02E0401 arc: JC4 V00T0000 arc: JC5 V00T0000 arc: JC6 V02N0201 arc: JC7 V02N0201 arc: JCLK0 G_HPBX0000 arc: JD0 V00T0100 arc: JLSR1 W1_H02E0501 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0203 E3_H06W0203 arc: N3_V06N0303 E3_H06W0303 arc: V00T0000 V02N0401 arc: V00T0100 V02S0701 arc: W1_H02W0101 W3_H06E0103 arc: W1_H02W0401 W3_H06E0203 arc: W3_H06W0003 JQ0 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD1MUX 0 enum: CIB.JB0MUX 0 .tile CIB_R70C23:CIB_EBR arc: E1_H02E0001 V06S0003 arc: E1_H02E0301 V02N0301 arc: E1_H02E0601 V02N0601 arc: E3_H06E0303 W1_H02E0601 arc: H00L0000 W1_H02E0201 arc: H00R0000 N1_V02S0601 arc: H00R0100 V02S0501 arc: JA0 H00L0000 arc: JA1 N1_V02S0501 arc: JA4 H02E0701 arc: JA5 V02S0101 arc: JA6 H00R0000 arc: JA7 H02E0701 arc: JC0 V02N0401 arc: JC1 H02E0401 arc: JC4 H02E0401 arc: JC5 H02E0601 arc: JC6 H02E0601 arc: JC7 V02N0001 arc: JCE1 H00R0100 arc: JCLK0 G_HPBX0000 arc: N3_V06N0003 H06W0003 arc: W1_H02W0701 V02S0701 arc: W3_H06W0203 E3_H06W0203 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JLSR1MUX 0 .tile CIB_R70C24:CIB_EBR arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0401 N3_V06S0203 arc: E1_H02E0501 S1_V02N0501 arc: H00L0000 H02W0001 arc: H00R0000 V02S0601 arc: JA0 H00R0000 arc: JA1 H00R0000 arc: JA2 S1_V02N0701 arc: JA3 S1_V02N0701 arc: JA4 E1_H02W0701 arc: JA5 E1_H02W0701 arc: JA6 N1_V02S0101 arc: JA7 N1_V02S0101 arc: JC0 H02W0401 arc: JC1 H02W0401 arc: JC2 H00L0000 arc: JC3 H00L0000 arc: JC4 V00T0100 arc: JC5 V00T0100 arc: JC6 V02S0001 arc: JC7 V02S0001 arc: JCLK0 G_HPBX0000 arc: JD2 N1_V02S0201 arc: JLSR1 H02E0301 arc: N3_V06N0303 E3_H06W0303 arc: S3_V06S0203 N3_V06S0203 arc: V00T0100 H02W0301 arc: W3_H06W0103 JQ2 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD3MUX 0 enum: CIB.JB2MUX 0 .tile CIB_R70C25:CIB_EBR arc: H00L0000 W1_H02E0001 arc: H00R0000 H02W0401 arc: JA0 H00R0000 arc: JA1 H00R0000 arc: JA4 H02E0501 arc: JA5 H02E0501 arc: JA6 V02N0301 arc: JA7 V02N0301 arc: JC0 W1_H02E0601 arc: JC1 W1_H02E0601 arc: JC4 V02N0201 arc: JC5 V02N0201 arc: JC6 H02E0401 arc: JC7 H02E0401 arc: JCE1 H00L0000 arc: JCLK0 G_HPBX0000 arc: N3_V06N0003 E3_H06W0003 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0301 V06S0003 arc: W1_H02W0401 V01N0001 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JLSR1MUX 0 .tile CIB_R70C26:CIB_EBR arc: E1_H02E0001 V02S0001 arc: E1_H02E0301 N1_V02S0301 arc: E1_H02E0401 V02S0401 arc: E1_H02E0501 N1_V01S0100 arc: E1_H02E0701 V02S0701 arc: JD4 W1_H02E0001 arc: W1_H02W0401 V01N0001 arc: W1_H02W0701 V02N0701 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0203 JQ4 enum: CIB.JLSR1MUX 0 enum: CIB.JCLK1MUX 0 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCLK0MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JCE0MUX 1 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB3MUX 0 .tile CIB_R70C27:CIB_EBR arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0201 W3_H06E0103 arc: E1_H02E0401 V06S0203 arc: E1_H02E0501 V02N0501 arc: E1_H02E0601 V01N0001 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0303 W3_H06E0203 arc: H00L0000 V02S0001 arc: H00L0100 S1_V02N0301 arc: H00R0000 H02W0601 arc: JA0 V02N0501 arc: JA1 V02N0501 arc: JA2 H00L0100 arc: JA3 H00L0100 arc: JA4 H02E0501 arc: JA5 H02E0501 arc: JA6 H00R0000 arc: JA7 H02W0501 arc: JC0 H00L0000 arc: JC1 H00L0000 arc: JC2 V02N0401 arc: JC3 V02N0401 arc: JC4 V02N0001 arc: JC5 V02N0001 arc: JC6 N1_V02S0201 arc: JC7 N1_V02S0201 arc: JCLK0 G_HPBX0000 arc: JLSR1 V00B0000 arc: V00B0000 V02S0201 arc: W3_H06W0103 E3_H06W0103 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 .tile CIB_R70C28:CIB_EBR arc: E1_H02E0101 W1_H02E0001 arc: E1_H02E0301 V06S0003 arc: E1_H02E0401 N1_V02S0401 arc: E1_H02E0501 W3_H06E0303 arc: E1_H02E0701 V02S0701 arc: H00L0000 W1_H02E0001 arc: H00R0000 V02S0401 arc: JA0 S1_V02N0701 arc: JA1 H00R0000 arc: JA2 V00B0000 arc: JA3 W1_H02E0701 arc: JA4 V02N0301 arc: JA5 V00T0100 arc: JC0 S1_V02N0401 arc: JC1 V02S0401 arc: JC2 S1_V02N0601 arc: JC3 W1_H02E0401 arc: JC4 V02N0001 arc: JC5 N1_V02S0001 arc: JCE1 H00L0000 arc: JCLK0 G_HPBX0000 arc: JD6 H02E0201 arc: V00B0000 V02S0001 arc: V00T0100 W1_H02E0301 arc: W1_H02W0501 V06S0303 arc: W1_H02W0601 W3_H06E0303 arc: W3_H06W0203 E3_H06W0103 arc: W3_H06W0303 JQ6 enum: CIB.JB5MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD4MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JD7MUX 0 enum: CIB.JB6MUX 0 enum: CIB.JB7MUX 0 .tile CIB_R70C29:CIB_EBR arc: E1_H02E0301 N1_V02S0301 arc: E1_H02E0401 V02N0401 arc: E1_H02E0501 N1_V02S0501 arc: E1_H02E0701 V02N0701 arc: E3_H06E0303 W3_H06E0303 arc: JA0 W1_H02E0501 arc: JA1 W1_H02E0501 arc: JA2 V00T0000 arc: JA3 V00T0000 arc: JA4 N1_V01S0100 arc: JA5 N1_V01S0100 arc: JA6 V00T0100 arc: JA7 H02E0501 arc: JC0 S1_V02N0601 arc: JC1 S1_V02N0601 arc: JC2 W1_H02E0401 arc: JC3 W1_H02E0401 arc: JC4 W1_H02E0601 arc: JC5 W1_H02E0601 arc: JC6 N1_V02S0201 arc: JC7 N1_V02S0201 arc: JCLK0 G_HPBX0000 arc: JLSR1 V00B0000 arc: V00B0000 V02N0001 arc: V00T0000 W1_H02E0001 arc: V00T0100 H02E0301 arc: W3_H06W0203 E3_H06W0203 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD0MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 .tile CIB_R70C30:CIB_EBR arc: E1_H02E0301 V06S0003 arc: E1_H02E0401 V02N0401 arc: H00L0100 H02E0301 arc: JA0 H02E0501 arc: JA1 H00L0100 arc: JA4 S1_V02N0101 arc: JA5 S1_V02N0101 arc: JA6 W1_H02E0701 arc: JA7 V00T0100 arc: JC0 H02E0401 arc: JC1 H02E0401 arc: JC4 W1_H02E0401 arc: JC5 W1_H02E0401 arc: JC6 V02S0001 arc: JC7 S1_V02N0001 arc: JCE1 W1_H02E0101 arc: JCLK0 G_HPBX0000 arc: V00T0100 V02S0701 arc: W3_H06W0303 E3_H06W0203 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD6MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JB7MUX 0 .tile CIB_R70C31:CIB_EBR arc: E1_H02E0401 V01N0001 arc: E1_H02E0701 V06S0203 arc: H00L0000 N1_V02S0001 arc: JA0 V02S0501 arc: JA1 V02S0501 arc: JA2 V02N0501 arc: JA3 V02N0501 arc: JA4 W1_H02E0701 arc: JA5 W1_H02E0701 arc: JA6 V02S0301 arc: JA7 V02S0301 arc: JC0 H02E0401 arc: JC1 H02E0401 arc: JC2 H00L0000 arc: JC3 H00L0000 arc: JC4 V01N0101 arc: JC5 V01N0101 arc: JC6 V02N0201 arc: JC7 V02N0201 arc: JCLK0 G_HPBX0000 arc: JD0 V02S0001 arc: JLSR1 V00B0000 arc: N3_V06N0003 JQ0 arc: V00B0000 V02N0001 arc: W3_H06W0003 E3_H06W0303 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD1MUX 0 enum: CIB.JB0MUX 0 .tile CIB_R70C32:CIB_EBR arc: E1_H02E0001 N1_V02S0001 arc: E1_H02E0101 V02S0101 arc: E1_H02E0201 V02N0201 arc: E1_H02E0301 V02S0301 arc: E1_H02E0501 N1_V02S0501 arc: H00L0100 W1_H02E0301 arc: H00R0000 V02N0401 arc: H00R0100 H02E0701 arc: JA0 H00L0100 arc: JA1 V02N0701 arc: JA4 S1_V02N0301 arc: JA5 V00T0100 arc: JA6 H00R0000 arc: JA7 S1_V02N0301 arc: JC0 V02S0401 arc: JC1 H02E0401 arc: JC4 V02N0001 arc: JC5 H02W0401 arc: JC6 H02W0401 arc: JC7 V00T0000 arc: JCE1 H00R0100 arc: JCLK0 G_HPBX0000 arc: V00T0000 V02S0401 arc: V00T0100 W1_H02E0301 arc: W3_H06W0003 E3_H06W0303 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JLSR1MUX 0 .tile CIB_R70C33:CIB_EBR arc: E1_H01E0001 W3_H06E0003 arc: E1_H02E0501 W3_H06E0303 arc: E1_H02E0701 N1_V02S0701 arc: H00L0000 V02N0001 arc: H00R0100 V02S0701 arc: JA0 H00L0000 arc: JA1 H00L0000 arc: JA2 V00B0000 arc: JA3 V00B0000 arc: JA4 V00T0100 arc: JA5 V00T0100 arc: JA6 V02S0101 arc: JA7 V02S0101 arc: JC0 E1_H02W0601 arc: JC1 E1_H02W0601 arc: JC2 H00R0100 arc: JC3 H00R0100 arc: JC4 V02S0001 arc: JC5 V02S0001 arc: JC6 V02N0201 arc: JC7 V02N0201 arc: JCLK0 G_HPBX0000 arc: JD2 H02W0201 arc: JLSR1 V00T0000 arc: V00B0000 S1_V02N0201 arc: V00T0000 H02E0201 arc: V00T0100 H02E0301 arc: W1_H02W0401 V02N0401 arc: W3_H06W0103 JQ2 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD3MUX 0 enum: CIB.JB2MUX 0 .tile CIB_R70C34:CIB_EBR arc: E1_H02E0301 W1_H02E0201 arc: H00L0000 W1_H02E0001 arc: H00L0100 V02N0101 arc: H00R0000 V02S0401 arc: JA0 W1_H02E0501 arc: JA1 H00L0000 arc: JA4 H02E0701 arc: JA5 H02E0701 arc: JA6 H00R0000 arc: JA7 H00R0000 arc: JC0 H00L0100 arc: JC1 H00L0100 arc: JC4 S1_V02N0201 arc: JC5 S1_V02N0201 arc: JC6 S1_V02N0001 arc: JC7 S1_V02N0001 arc: JCE1 W1_H02E0101 arc: JCLK0 G_HPBX0000 arc: W1_H02W0201 H01E0001 arc: W3_H06W0103 E3_H06W0003 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JLSR1MUX 0 .tile CIB_R70C35:CIB_EBR arc: E1_H02E0101 V02S0101 arc: E1_H02E0501 N1_V02S0501 arc: E1_H02E0601 W3_H06E0303 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0303 W3_H06E0303 arc: H00R0100 W1_H02E0501 arc: JD4 H00R0100 arc: W1_H02W0601 W3_H06E0303 arc: W3_H06W0203 JQ4 enum: CIB.JLSR1MUX 0 enum: CIB.JCLK1MUX 0 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCLK0MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JCE0MUX 1 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB3MUX 0 .tile CIB_R70C36:CIB_EBR arc: E1_H02E0001 N1_V01S0000 arc: E1_H02E0401 V01N0001 arc: E1_H02E0501 S1_V02N0501 arc: E1_H02E0601 V06S0303 arc: E1_H02E0701 S1_V02N0701 arc: H00L0100 V02N0101 arc: JA0 H00L0100 arc: JA1 H00L0100 arc: JA2 S1_V02N0701 arc: JA3 S1_V02N0701 arc: JA4 V02S0301 arc: JA5 V02S0301 arc: JA6 H02W0501 arc: JA7 H02W0501 arc: JC0 H02E0601 arc: JC1 H02E0601 arc: JC2 V02N0601 arc: JC3 V02N0601 arc: JC4 V02N0001 arc: JC5 V02N0001 arc: JC6 N1_V02S0001 arc: JC7 N1_V02S0001 arc: JCLK0 G_HPBX0000 arc: JLSR1 W1_H02E0301 arc: W3_H06W0203 E3_H06W0103 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 .tile CIB_R70C37:CIB_EBR arc: E1_H02E0301 V06S0003 arc: E1_H02E0501 N1_V02S0501 arc: E1_H02E0601 N1_V02S0601 arc: E1_H02E0701 V02S0701 arc: H00R0100 H02E0501 arc: JA0 S1_V02N0701 arc: JA1 H02E0501 arc: JA2 S1_V02N0501 arc: JA3 V00T0000 arc: JA4 V02N0101 arc: JA5 W1_H02E0501 arc: JC0 S1_V02N0401 arc: JC1 H00R0100 arc: JC2 S1_V02N0601 arc: JC3 V02S0401 arc: JC4 V02N0201 arc: JC5 V00B0100 arc: JCE1 W1_H02E0101 arc: JCLK0 G_HPBX0000 arc: JD6 H02E0001 arc: V00B0100 W1_H02E0501 arc: V00T0000 V02S0401 arc: W1_H02W0501 V06S0303 arc: W3_H06W0303 JQ6 enum: CIB.JB5MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD4MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JD7MUX 0 enum: CIB.JB6MUX 0 enum: CIB.JB7MUX 0 .tile CIB_R70C38:CIB_EBR arc: E1_H02E0101 V02S0101 arc: E1_H02E0501 N1_V02S0501 arc: H00R0000 V02N0401 arc: JA0 H00R0000 arc: JA1 H00R0000 arc: JA2 W1_H02E0701 arc: JA3 W1_H02E0701 arc: JA4 V00B0000 arc: JA5 V00B0000 arc: JA6 V00T0100 arc: JA7 V00T0100 arc: JC0 H02W0601 arc: JC1 H02W0601 arc: JC2 W1_H02E0601 arc: JC3 W1_H02E0601 arc: JC4 W1_H02E0401 arc: JC5 W1_H02E0401 arc: JC6 N1_V02S0001 arc: JC7 N1_V02S0001 arc: JCLK0 G_HPBX0000 arc: JLSR1 V00T0000 arc: V00B0000 V02S0201 arc: V00T0000 V02S0401 arc: V00T0100 H02E0301 arc: W3_H06W0303 E3_H06W0203 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD0MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 .tile CIB_R70C39:CIB_EBR arc: E1_H02E0401 V02N0401 arc: E1_H02E0501 S1_V02N0501 arc: E1_H02E0601 V06S0303 arc: E1_H02E0701 S1_V02N0701 arc: JA0 H02E0501 arc: JA1 H02E0501 arc: JA4 W1_H02E0501 arc: JA5 W1_H02E0501 arc: JA6 W1_H02E0701 arc: JA7 V00T0100 arc: JC0 V02N0401 arc: JC1 V02N0401 arc: JC4 S1_V02N0201 arc: JC5 S1_V02N0201 arc: JC6 W1_H02E0601 arc: JC7 W1_H02E0601 arc: JCE1 H02E0101 arc: JCLK0 G_HPBX0000 arc: V00T0100 V02S0701 arc: W1_H02W0601 E1_H02W0601 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD6MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JB7MUX 0 .tile CIB_R70C3:CIB_EBR arc: E1_H02E0401 V02N0401 arc: E1_H02E0501 V06S0303 arc: E1_H02E0601 V01N0001 .tile CIB_R70C40:CIB_EBR arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0701 V02S0701 arc: H00L0000 V02N0001 arc: H00R0000 V02S0601 arc: JA0 H00L0000 arc: JA1 H00L0000 arc: JA2 H02E0701 arc: JA3 H02E0701 arc: JA4 V02S0101 arc: JA5 V02S0101 arc: JA6 V02N0301 arc: JA7 V02N0301 arc: JC0 E1_H02W0401 arc: JC1 E1_H02W0401 arc: JC2 H02E0601 arc: JC3 H02E0601 arc: JC4 V02N0201 arc: JC5 V02N0201 arc: JC6 V00T0100 arc: JC7 V00T0100 arc: JCLK0 G_HPBX0000 arc: JD0 H00R0000 arc: JLSR1 H02W0501 arc: V00T0100 H02W0301 arc: W3_H06W0003 JQ0 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD1MUX 0 enum: CIB.JB0MUX 0 .tile CIB_R70C41:CIB_EBR arc: E1_H01E0001 W3_H06E0003 arc: E1_H02E0101 V02S0101 arc: E1_H02E0301 W3_H06E0003 arc: E1_H02E0501 V02S0501 arc: E1_H02E0601 N1_V02S0601 arc: E3_H06E0103 W3_H06E0003 arc: H00R0000 N1_V02S0601 arc: JA0 W1_H02E0501 arc: JA1 H00R0000 arc: JA4 H02E0701 arc: JA5 W1_H02E0501 arc: JA6 H00R0000 arc: JA7 H02E0701 arc: JC0 W1_H02E0401 arc: JC1 H02E0401 arc: JC4 H02E0401 arc: JC5 V02S0001 arc: JC6 V02S0001 arc: JC7 W1_H02E0401 arc: JCE1 V02S0201 arc: JCLK0 G_HPBX0000 arc: W1_H02W0301 N1_V02S0301 arc: W1_H02W0501 V02S0501 arc: W1_H02W0601 W3_H06E0303 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JLSR1MUX 0 .tile CIB_R70C42:CIB_EBR arc: E1_H02E0501 V06S0303 arc: H00L0000 V02N0201 arc: H00L0100 H02E0301 arc: JA0 H00L0000 arc: JA1 H00L0000 arc: JA2 S1_V02N0501 arc: JA3 S1_V02N0501 arc: JA4 V02S0101 arc: JA5 V02S0101 arc: JA6 V00T0100 arc: JA7 V00T0100 arc: JC0 H00L0100 arc: JC1 H00L0100 arc: JC2 V02S0601 arc: JC3 V02S0601 arc: JC4 V02N0001 arc: JC5 V02N0001 arc: JC6 V00T0000 arc: JC7 V00T0000 arc: JCLK0 G_HPBX0000 arc: JD2 V02S0201 arc: JLSR1 H02E0501 arc: V00T0000 N1_V02S0601 arc: V00T0100 H02W0301 arc: W1_H02W0401 H01E0001 arc: W3_H06W0103 JQ2 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD3MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JB1MUX 0 .tile CIB_R70C43:CIB_EBR arc: E1_H02E0301 V06S0003 arc: H00R0000 W1_H02E0601 arc: JA0 H00R0000 arc: JA1 H00R0000 arc: JA4 H02E0501 arc: JA5 H02E0501 arc: JA6 N1_V01S0100 arc: JA7 N1_V01S0100 arc: JC0 V02N0401 arc: JC1 V02N0401 arc: JC4 V00T0100 arc: JC5 V00T0100 arc: JC6 S1_V02N0001 arc: JC7 S1_V02N0001 arc: JCE1 W1_H02E0101 arc: JCLK0 G_HPBX0000 arc: V00T0100 S1_V02N0701 arc: W1_H02W0301 V06S0003 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JLSR1MUX 0 .tile CIB_R70C44:CIB_EBR arc: E1_H02E0101 V02S0101 arc: E1_H02E0501 V02N0501 arc: E1_H02E0601 N1_V02S0601 arc: JD4 V00B0000 arc: V00B0000 V02S0001 arc: W3_H06W0203 JQ4 enum: CIB.JLSR0MUX 0 enum: CIB.JCLK0MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JCE0MUX 1 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JCLK1MUX 0 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB4MUX 0 .tile CIB_R70C45:CIB_EBR arc: H00L0000 V02N0201 arc: JA0 H00L0000 arc: JA1 H00L0000 arc: JA2 S1_V02N0701 arc: JA3 S1_V02N0701 arc: JA4 V02S0101 arc: JA5 V02S0101 arc: JA6 V00T0100 arc: JA7 V00T0100 arc: JC0 H02W0601 arc: JC1 H02W0601 arc: JC2 V02S0601 arc: JC3 V02S0601 arc: JC4 S1_V02N0001 arc: JC5 S1_V02N0001 arc: JC6 N1_V02S0001 arc: JC7 N1_V02S0001 arc: JCLK0 G_HPBX0000 arc: JLSR1 H02E0501 arc: V00T0100 W1_H02E0301 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 .tile CIB_R70C46:CIB_EBR arc: H00R0000 W1_H02E0601 arc: JA0 S1_V02N0701 arc: JA1 H00R0000 arc: JA2 S1_V02N0501 arc: JA3 V02S0501 arc: JA4 V02N0101 arc: JA5 V00B0000 arc: JC0 S1_V02N0401 arc: JC1 W1_H02E0601 arc: JC2 S1_V02N0601 arc: JC3 V02S0601 arc: JC4 V02N0201 arc: JC5 N1_V02S0001 arc: JCE1 W1_H02E0101 arc: JCLK0 G_HPBX0000 arc: V00B0000 N1_V02S0001 arc: W1_H02W0601 E1_H01W0000 enum: CIB.JB5MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD4MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JD5MUX 0 .tile CIB_R70C47:CIB_EBR arc: H01W0000 W3_H06E0103 .tile CIB_R70C4:CIB_EBR arc: E1_H02E0401 V02N0401 arc: E1_H02E0501 N1_V02S0501 arc: E1_H02E0601 N1_V02S0601 arc: E1_H02E0701 N1_V01S0100 arc: E3_H06E0003 JQ0 arc: H00R0000 H02E0601 arc: H00R0100 H02E0501 arc: JA0 H00R0000 arc: JA1 H00R0000 arc: JA2 N1_V02S0701 arc: JA3 N1_V02S0701 arc: JA4 H02W0701 arc: JA5 H02W0701 arc: JA6 V02N0301 arc: JA7 V02N0301 arc: JC0 V02S0601 arc: JC1 V02S0601 arc: JC2 H00R0100 arc: JC3 H00R0100 arc: JC4 H02E0401 arc: JC5 H02E0401 arc: JC6 V00T0000 arc: JC7 V00T0000 arc: JCLK0 G_HPBX0000 arc: JD0 V00T0100 arc: JLSR1 V00B0000 arc: V00B0000 V02N0201 arc: V00T0000 H02W0201 arc: V00T0100 V02S0501 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD1MUX 0 enum: CIB.JB0MUX 0 .tile CIB_R70C5:CIB_EBR arc: E1_H02E0001 N1_V02S0001 arc: E1_H02E0701 V02S0701 arc: H00L0000 N1_V02S0001 arc: H00L0100 S1_V02N0101 arc: H00R0000 V02S0601 arc: H00R0100 H02E0501 arc: JA0 H00L0100 arc: JA1 H00L0000 arc: JA4 H02E0701 arc: JA5 S1_V02N0101 arc: JA6 H00L0000 arc: JA7 H02E0701 arc: JC0 H02E0401 arc: JC1 H00R0100 arc: JC4 V00B0100 arc: JC5 H02E0601 arc: JC6 H02E0601 arc: JC7 H02E0401 arc: JCE1 H00R0000 arc: JCLK0 G_HPBX0000 arc: V00B0100 H02E0501 arc: W1_H02W0201 N1_V02S0201 arc: W1_H02W0701 V02S0701 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JLSR1MUX 0 .tile CIB_R70C6:CIB_EBR arc: E3_H06E0103 JQ2 arc: H00L0100 V02S0301 arc: JA0 V02N0501 arc: JA1 V02N0501 arc: JA2 V02S0501 arc: JA3 V02S0501 arc: JA4 H02E0701 arc: JA5 H02E0701 arc: JA6 H02W0501 arc: JA7 H02W0501 arc: JC0 H00L0100 arc: JC1 H00L0100 arc: JC2 H02W0401 arc: JC3 H02W0401 arc: JC4 V00T0000 arc: JC5 V00T0000 arc: JC6 V02S0201 arc: JC7 V02S0201 arc: JCLK0 G_HPBX0000 arc: JD2 N1_V02S0201 arc: JLSR1 V00T0100 arc: V00T0000 V02N0401 arc: V00T0100 V02N0701 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD3MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JB1MUX 0 .tile CIB_R70C7:CIB_EBR arc: H00L0000 W1_H02E0001 arc: H00R0100 H02W0501 arc: JA0 H00L0000 arc: JA1 H00L0000 arc: JA4 V02S0101 arc: JA5 V02S0101 arc: JA6 V02S0301 arc: JA7 V02S0301 arc: JC0 S1_V02N0401 arc: JC1 S1_V02N0401 arc: JC4 V00T0100 arc: JC5 V00T0100 arc: JC6 S1_V02N0201 arc: JC7 S1_V02N0201 arc: JCE1 H00R0100 arc: JCLK0 G_HPBX0000 arc: V00T0100 S1_V02N0701 arc: W1_H02W0401 E1_H02W0401 arc: W1_H02W0501 V06S0303 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JLSR1MUX 0 .tile CIB_R70C8:CIB_EBR arc: E1_H02E0301 N1_V02S0301 arc: E1_H02E0501 N1_V02S0501 arc: E1_H02E0601 N1_V02S0601 arc: JD4 V02S0401 arc: N3_V06N0203 JQ4 arc: W1_H02W0501 S1_V02N0501 enum: CIB.JLSR0MUX 0 enum: CIB.JCLK0MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JCE0MUX 1 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JCLK1MUX 0 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB4MUX 0 .tile CIB_R70C9:CIB_EBR arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0401 N1_V02S0401 arc: E1_H02E0501 V02N0501 arc: E1_H02E0601 V06S0303 arc: E1_H02E0701 V01N0101 arc: H00L0100 S1_V02N0301 arc: JA0 V02N0501 arc: JA1 V02N0501 arc: JA2 S1_V02N0501 arc: JA3 S1_V02N0501 arc: JA4 V00T0000 arc: JA5 V00T0000 arc: JA6 H02W0501 arc: JA7 H02W0501 arc: JC0 H00L0100 arc: JC1 H00L0100 arc: JC2 V02N0401 arc: JC3 V02N0401 arc: JC4 V01N0101 arc: JC5 V01N0101 arc: JC6 V02N0201 arc: JC7 V02N0201 arc: JCLK0 G_HPBX0000 arc: JLSR1 H02E0301 arc: N1_V02N0201 H06E0103 arc: N3_V06N0103 S3_V06N0103 arc: V00T0000 V02S0401 arc: W1_H02W0401 V06S0203 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 .tile CIB_R71C1:CIB_LR arc: N3_V06N0103 S3_V06N0003 .tile CIB_R77C1:CIB_LR arc: N3_V06N0003 S3_V06N0303 .tile CIB_R82C10:CIB_EBR arc: E1_H02E0301 V06S0003 arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0501 N1_V02S0501 arc: E1_H02E0601 V01N0001 arc: E1_H02E0701 N1_V01S0100 arc: H00R0100 H02E0701 arc: JA0 S1_V02N0701 arc: JA1 H02E0701 arc: JA2 S1_V02N0501 arc: JA3 V02S0501 arc: JA4 V02N0301 arc: JA5 V00B0000 arc: JC0 S1_V02N0401 arc: JC1 H00R0100 arc: JC2 S1_V02N0601 arc: JC3 N1_V01S0100 arc: JC4 V02N0001 arc: JC5 N1_V02S0001 arc: JCE1 W1_H02E0101 arc: JCLK0 G_HPBX0000 arc: JD6 V02N0401 arc: N3_V06N0303 JQ6 arc: V00B0000 N1_V02S0001 arc: W1_H02W0501 V06S0303 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JD7MUX 0 enum: CIB.JB6MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD4MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JD5MUX 0 .tile CIB_R82C11:CIB_EBR arc: E1_H02E0101 V06S0103 arc: E1_H02E0501 N1_V02S0501 arc: E1_H02E0701 W1_H02E0701 arc: H00L0000 V02N0201 arc: H00L0100 W1_H02E0301 arc: JA0 H00L0000 arc: JA1 H00L0000 arc: JA2 V00T0000 arc: JA3 V00T0000 arc: JA4 N1_V01S0100 arc: JA5 N1_V01S0100 arc: JA6 V00T0100 arc: JA7 V00T0100 arc: JC0 H00L0100 arc: JC1 H00L0100 arc: JC2 W1_H02E0401 arc: JC3 W1_H02E0401 arc: JC4 W1_H02E0601 arc: JC5 W1_H02E0601 arc: JC6 N1_V02S0201 arc: JC7 N1_V02S0201 arc: JCLK0 G_HPBX0000 arc: JLSR1 V00B0100 arc: N3_V06N0003 H06W0003 arc: N3_V06N0203 H06E0203 arc: V00B0100 V02N0301 arc: V00T0000 W1_H02E0001 arc: V00T0100 H02E0301 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD0MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 .tile CIB_R82C12:CIB_EBR arc: JA0 H02E0501 arc: JA1 H02E0501 arc: JA4 H02E0701 arc: JA5 H02E0701 arc: JA6 W1_H02E0701 arc: JA7 W1_H02E0701 arc: JC0 W1_H02E0601 arc: JC1 W1_H02E0601 arc: JC4 W1_H02E0401 arc: JC5 W1_H02E0401 arc: JC6 V00B0100 arc: JC7 V00B0100 arc: JCE1 H02E0101 arc: JCLK0 G_HPBX0000 arc: V00B0100 W1_H02E0501 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD6MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JB7MUX 0 .tile CIB_R82C13:CIB_EBR arc: E1_H02E0601 V01N0001 arc: E1_H02E0701 N1_V01S0100 arc: H00L0000 H02W0001 arc: H00L0100 V02N0101 arc: H00R0000 V02N0401 arc: JA0 H00L0100 arc: JA1 H00L0100 arc: JA2 N1_V02S0701 arc: JA3 N1_V02S0701 arc: JA4 H02W0501 arc: JA5 H02W0501 arc: JA6 H00L0000 arc: JA7 H00L0000 arc: JC0 E1_H02W0401 arc: JC1 E1_H02W0401 arc: JC2 V02S0601 arc: JC3 V02S0601 arc: JC4 E1_H02W0601 arc: JC5 E1_H02W0601 arc: JC6 V00B0100 arc: JC7 V00B0100 arc: JCLK0 G_HPBX0000 arc: JD0 H00R0000 arc: JLSR1 V00B0000 arc: N3_V06N0003 JQ0 arc: N3_V06N0103 H06W0103 arc: V00B0000 S1_V02N0201 arc: V00B0100 H02W0701 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD1MUX 0 enum: CIB.JB0MUX 0 .tile CIB_R82C14:CIB_EBR arc: E1_H02E0101 V06S0103 arc: E1_H02E0301 V02N0301 arc: H00L0000 V02S0001 arc: H00R0000 N1_V02S0601 arc: H00R0100 S1_V02N0501 arc: JA0 H02W0501 arc: JA1 H00R0000 arc: JA4 H02E0701 arc: JA5 H02W0501 arc: JA6 H00R0000 arc: JA7 H02E0701 arc: JC0 H02E0601 arc: JC1 H00L0000 arc: JC4 V02S0001 arc: JC5 V02S0201 arc: JC6 V02S0201 arc: JC7 H02E0601 arc: JCE1 H00R0100 arc: JCLK0 G_HPBX0000 arc: W1_H02W0001 E1_H02W0001 arc: W1_H02W0501 N1_V01S0100 arc: W1_H02W0701 N1_V02S0701 arc: W3_H06W0003 E3_H06W0303 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JLSR1MUX 0 .tile CIB_R82C15:CIB_EBR arc: E1_H02E0501 S1_V02N0501 arc: H00L0000 V02N0201 arc: JA0 H00L0000 arc: JA1 H00L0000 arc: JA2 N1_V02S0501 arc: JA3 N1_V02S0501 arc: JA4 V00T0000 arc: JA5 V00T0000 arc: JA6 V00T0100 arc: JA7 V00T0100 arc: JC0 S1_V02N0401 arc: JC1 S1_V02N0401 arc: JC2 V02N0401 arc: JC3 V02N0401 arc: JC4 V02N0001 arc: JC5 V02N0001 arc: JC6 N1_V02S0201 arc: JC7 N1_V02S0201 arc: JCLK0 G_HPBX0000 arc: JD2 V00B0100 arc: JLSR1 H02E0301 arc: N3_V06N0103 JQ2 arc: V00B0100 N1_V02S0301 arc: V00T0000 V02S0401 arc: V00T0100 H02W0301 arc: W1_H02W0401 S1_V02N0401 arc: W1_H02W0501 S1_V02N0501 arc: W1_H02W0601 V02N0601 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD3MUX 0 enum: CIB.JB2MUX 0 .tile CIB_R82C16:CIB_EBR arc: E1_H02E0001 N1_V02S0001 arc: E1_H02E0301 V06S0003 arc: H00L0000 H02W0001 arc: JA0 H00L0000 arc: JA1 H00L0000 arc: JA4 H02E0501 arc: JA5 H02E0501 arc: JA6 N1_V01S0100 arc: JA7 N1_V01S0100 arc: JC0 S1_V02N0401 arc: JC1 S1_V02N0401 arc: JC4 V00T0100 arc: JC5 V00T0100 arc: JC6 S1_V02N0201 arc: JC7 S1_V02N0201 arc: JCE1 W1_H02E0101 arc: JCLK0 G_HPBX0000 arc: V00T0100 S1_V02N0701 arc: W1_H02W0001 V06S0003 arc: W1_H02W0301 V06S0003 arc: W3_H06W0103 E3_H06W0003 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JLSR1MUX 0 .tile CIB_R82C17:CIB_EBR arc: E1_H02E0001 N1_V02S0001 arc: E1_H02E0101 V06S0103 arc: E1_H02E0401 V02S0401 arc: E1_H02E0501 V02N0501 arc: E1_H02E0601 N1_V02S0601 arc: E1_H02E0701 V02S0701 arc: JD4 H02E0001 arc: N3_V06N0203 JQ4 arc: W1_H02W0001 N1_V02S0001 enum: CIB.JLSR1MUX 0 enum: CIB.JCLK1MUX 0 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCLK0MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JCE0MUX 1 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB3MUX 0 .tile CIB_R82C18:CIB_EBR arc: E1_H02E0401 V02N0401 arc: E1_H02E0501 S1_V02N0501 arc: E1_H02E0601 V06S0303 arc: H00L0100 V02N0101 arc: JA0 H00L0100 arc: JA1 H00L0100 arc: JA2 S1_V02N0501 arc: JA3 S1_V02N0501 arc: JA4 H02E0701 arc: JA5 H02E0701 arc: JA6 V00T0100 arc: JA7 V00T0100 arc: JC0 V02N0401 arc: JC1 V02N0401 arc: JC2 V02N0601 arc: JC3 V02N0601 arc: JC4 V02N0001 arc: JC5 V02N0001 arc: JC6 N1_V02S0201 arc: JC7 N1_V02S0201 arc: JCLK0 G_HPBX0000 arc: JLSR1 H02E0501 arc: N3_V06N0103 E3_H06W0103 arc: V00T0100 W1_H02E0301 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 .tile CIB_R82C19:CIB_EBR arc: E1_H02E0101 V06S0103 arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0501 V02N0501 arc: E1_H02E0701 V06S0203 arc: H00R0000 V02S0401 arc: JA0 V02S0701 arc: JA1 H00R0000 arc: JA2 V00B0000 arc: JA3 V02S0501 arc: JA4 V02N0101 arc: JA5 V00T0000 arc: JC0 W1_H02E0401 arc: JC1 V02S0401 arc: JC2 W1_H02E0601 arc: JC3 V02S0601 arc: JC4 V02N0201 arc: JC5 V00T0000 arc: JCE1 W1_H02E0101 arc: JCLK0 G_HPBX0000 arc: JD6 N1_V02S0601 arc: N3_V06N0003 E3_H06W0003 arc: N3_V06N0303 JQ6 arc: V00B0000 S1_V02N0201 arc: V00T0000 W1_H02E0001 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JD7MUX 0 enum: CIB.JB6MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD4MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JD5MUX 0 .tile CIB_R82C20:CIB_EBR arc: E1_H02E0101 V06S0103 arc: E1_H02E0501 N1_V02S0501 arc: H00L0000 V02N0201 arc: JA0 H00L0000 arc: JA1 H00L0000 arc: JA2 W1_H02E0501 arc: JA3 W1_H02E0501 arc: JA4 V02S0301 arc: JA5 V02S0301 arc: JA6 V00T0100 arc: JA7 V00T0100 arc: JC0 W1_H02E0401 arc: JC1 W1_H02E0401 arc: JC2 W1_H02E0601 arc: JC3 W1_H02E0601 arc: JC4 V02N0001 arc: JC5 V02N0001 arc: JC6 N1_V02S0201 arc: JC7 N1_V02S0201 arc: JCLK0 G_HPBX0000 arc: JLSR1 V00B0000 arc: V00B0000 S1_V02N0001 arc: V00T0100 H02E0101 arc: W3_H06W0303 E3_H06W0203 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD0MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 .tile CIB_R82C21:CIB_EBR arc: E1_H02E0301 V06S0003 arc: E1_H02E0401 V02N0401 arc: E1_H02E0501 N1_V02S0501 arc: E1_H02E0601 S1_V02N0601 arc: E1_H02E0701 S1_V02N0701 arc: H00R0100 W1_H02E0701 arc: JA0 H02E0501 arc: JA1 H02E0501 arc: JA4 S1_V02N0101 arc: JA5 S1_V02N0101 arc: JA6 W1_H02E0501 arc: JA7 W1_H02E0501 arc: JC0 H00R0100 arc: JC1 H00R0100 arc: JC4 W1_H02E0401 arc: JC5 W1_H02E0401 arc: JC6 V02S0001 arc: JC7 V02S0001 arc: JCE1 H02E0101 arc: JCLK0 G_HPBX0000 arc: N3_V06N0103 E3_H06W0103 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD6MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JB7MUX 0 .tile CIB_R82C22:CIB_EBR arc: E1_H02E0601 N1_V02S0601 arc: H00L0000 V02N0201 arc: H00L0100 H02E0301 arc: H00R0000 V02S0401 arc: JA0 H00L0000 arc: JA1 H00L0000 arc: JA2 H02E0501 arc: JA3 H02E0501 arc: JA4 V02S0301 arc: JA5 V02S0301 arc: JA6 V02N0101 arc: JA7 V02N0101 arc: JC0 H02E0601 arc: JC1 H02E0601 arc: JC2 H00L0100 arc: JC3 H00L0100 arc: JC4 H02E0401 arc: JC5 H02E0401 arc: JC6 H02W0401 arc: JC7 H02W0401 arc: JCLK0 G_HPBX0000 arc: JD0 H00R0000 arc: JLSR1 V00B0100 arc: N3_V06N0303 E3_H06W0303 arc: V00B0100 H02W0701 arc: W3_H06W0003 JQ0 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD1MUX 0 enum: CIB.JB0MUX 0 .tile CIB_R82C23:CIB_EBR arc: E1_H02E0101 V06S0103 arc: E1_H02E0301 V02N0301 arc: E1_H02E0601 V02N0601 arc: H00L0000 V02N0001 arc: H00L0100 N1_V02S0301 arc: H00R0100 S1_V02N0501 arc: JA0 W1_H02E0701 arc: JA1 H00L0100 arc: JA4 V02S0101 arc: JA5 W1_H02E0701 arc: JA6 N1_V02S0301 arc: JA7 V02S0101 arc: JC0 H00L0000 arc: JC1 H02E0601 arc: JC4 H02E0601 arc: JC5 N1_V02S0001 arc: JC6 N1_V02S0001 arc: JC7 V02N0001 arc: JCE1 H00R0100 arc: JCLK0 G_HPBX0000 arc: W1_H02W0401 N1_V02S0401 arc: W1_H02W0701 V06S0203 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JLSR1MUX 0 .tile CIB_R82C24:CIB_EBR arc: E1_H02E0601 N3_V06S0303 arc: E1_H02E0701 N1_V02S0701 arc: H00L0000 V02S0001 arc: JA0 V02S0501 arc: JA1 V02S0501 arc: JA2 S1_V02N0501 arc: JA3 S1_V02N0501 arc: JA4 E1_H02W0501 arc: JA5 E1_H02W0501 arc: JA6 V00T0100 arc: JA7 V00T0100 arc: JC0 N1_V02S0601 arc: JC1 V02N0601 arc: JC2 H00L0000 arc: JC3 H00L0000 arc: JC4 V00T0000 arc: JC5 V00T0000 arc: JC6 V02S0201 arc: JC7 V02S0201 arc: JCLK0 G_HPBX0000 arc: JD2 V00B0100 arc: JLSR1 H02E0301 arc: V00B0100 H02W0501 arc: V00T0000 H02W0001 arc: V00T0100 N1_V02S0501 arc: W3_H06W0103 JQ2 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD3MUX 0 enum: CIB.JB2MUX 0 .tile CIB_R82C25:CIB_EBR arc: JA0 H02W0701 arc: JA1 H02W0701 arc: JA4 H02E0701 arc: JA5 H02E0701 arc: JA6 V02N0301 arc: JA7 V02N0301 arc: JC0 W1_H02E0601 arc: JC1 W1_H02E0601 arc: JC4 V02N0201 arc: JC5 V02N0201 arc: JC6 H02E0601 arc: JC7 H02E0601 arc: JCE1 W1_H02E0101 arc: JCLK0 G_HPBX0000 arc: W1_H02W0001 V06S0003 arc: W1_H02W0501 V06S0303 arc: W3_H06W0003 E3_H06W0003 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JLSR1MUX 0 .tile CIB_R82C26:CIB_EBR arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0101 V06S0103 arc: E1_H02E0301 N1_V02S0301 arc: E1_H02E0501 N1_V02S0501 arc: E1_H02E0601 N1_V02S0601 arc: E1_H02E0701 N1_V01S0100 arc: H00R0100 H02W0701 arc: JD4 H00R0100 arc: W1_H02W0501 V02N0501 arc: W1_H02W0701 V02N0701 arc: W3_H06W0203 JQ4 enum: CIB.JLSR1MUX 0 enum: CIB.JCLK1MUX 0 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCLK0MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JCE0MUX 1 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB3MUX 0 .tile CIB_R82C27:CIB_EBR arc: E1_H02E0401 V02N0401 arc: E1_H02E0501 V06S0303 arc: E1_H02E0701 S1_V02N0701 arc: H00L0100 V02N0301 arc: JA0 H00L0100 arc: JA1 H00L0100 arc: JA2 S1_V02N0701 arc: JA3 S1_V02N0701 arc: JA4 H02E0701 arc: JA5 H02E0701 arc: JA6 H02W0501 arc: JA7 H02W0501 arc: JC0 V02N0601 arc: JC1 V02N0601 arc: JC2 V02S0601 arc: JC3 V02S0601 arc: JC4 V01N0101 arc: JC5 V01N0101 arc: JC6 N1_V02S0201 arc: JC7 N1_V02S0201 arc: JCLK0 G_HPBX0000 arc: JLSR1 H02E0301 arc: W1_H02W0701 V06S0203 arc: W3_H06W0103 E3_H06W0103 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 .tile CIB_R82C28:CIB_EBR arc: E1_H02E0101 W1_H02E0001 arc: E1_H02E0401 V06S0203 arc: E1_H02E0501 V06S0303 arc: E1_H02E0601 N1_V02S0601 arc: E1_H02E0701 N1_V02S0701 arc: H00L0100 N1_V02S0301 arc: H00R0100 N1_V02S0701 arc: JA0 S1_V02N0701 arc: JA1 N1_V02S0701 arc: JA2 S1_V02N0501 arc: JA3 V02S0501 arc: JA4 V00T0100 arc: JA5 W1_H02E0501 arc: JC0 S1_V02N0401 arc: JC1 H00R0100 arc: JC2 S1_V02N0601 arc: JC3 V02S0601 arc: JC4 V01N0101 arc: JC5 W1_H02E0601 arc: JCE1 W1_H02E0101 arc: JCLK0 G_HPBX0000 arc: JD6 H00L0100 arc: V00T0100 V02N0701 arc: W1_H02W0501 V06S0303 arc: W3_H06W0303 JQ6 enum: CIB.JB5MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD4MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JD7MUX 0 enum: CIB.JB6MUX 0 enum: CIB.JB7MUX 0 .tile CIB_R82C29:CIB_EBR arc: E1_H02E0501 N1_V02S0501 arc: E1_H02E0701 V02N0701 arc: H00L0100 V02N0301 arc: H00R0100 W1_H02E0501 arc: JA0 H00L0100 arc: JA1 H00L0100 arc: JA2 W1_H02E0701 arc: JA3 W1_H02E0701 arc: JA4 N1_V01S0100 arc: JA5 N1_V01S0100 arc: JA6 H02E0501 arc: JA7 H02E0501 arc: JC0 V02N0401 arc: JC1 V02N0401 arc: JC2 H00R0100 arc: JC3 H00R0100 arc: JC4 W1_H02E0401 arc: JC5 W1_H02E0401 arc: JC6 V00B0100 arc: JC7 V00B0100 arc: JCLK0 G_HPBX0000 arc: JLSR1 V00B0000 arc: V00B0000 V02N0201 arc: V00B0100 N1_V02S0101 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD0MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 .tile CIB_R82C30:CIB_EBR arc: E1_H02E0201 V02N0201 arc: E1_H02E0401 V01N0001 arc: E1_H02E0701 V06S0203 arc: JA0 H02E0501 arc: JA1 H02E0501 arc: JA4 W1_H02E0701 arc: JA5 W1_H02E0701 arc: JA6 V02S0301 arc: JA7 V02S0301 arc: JC0 W1_H02E0401 arc: JC1 V02N0401 arc: JC4 S1_V02N0201 arc: JC5 S1_V02N0201 arc: JC6 W1_H02E0601 arc: JC7 W1_H02E0601 arc: JCE1 W1_H02E0101 arc: JCLK0 G_HPBX0000 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD6MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JB7MUX 0 .tile CIB_R82C31:CIB_EBR arc: E1_H02E0001 N1_V02S0001 arc: JA0 V02S0501 arc: JA1 V02S0501 arc: JA2 E1_H02W0501 arc: JA3 E1_H02W0501 arc: JA4 W1_H02E0701 arc: JA5 W1_H02E0701 arc: JA6 V02S0101 arc: JA7 V02S0101 arc: JC0 H02E0401 arc: JC1 H02E0401 arc: JC2 N1_V02S0401 arc: JC3 N1_V02S0401 arc: JC4 V00T0000 arc: JC5 V00T0000 arc: JC6 V02S0001 arc: JC7 H02W0401 arc: JCLK0 G_HPBX0000 arc: JD0 H02E0201 arc: JLSR1 V00B0000 arc: V00B0000 V02N0001 arc: V00T0000 V02N0601 arc: W3_H06W0003 JQ0 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD1MUX 0 enum: CIB.JB0MUX 0 .tile CIB_R82C32:CIB_EBR arc: E1_H02E0001 V02S0001 arc: E1_H02E0101 N1_V02S0101 arc: E1_H02E0301 V01N0101 arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0501 V06S0303 arc: E1_H02E0601 V02S0601 arc: H00L0000 H02E0001 arc: H00L0100 N1_V02S0101 arc: JA0 W1_H02E0701 arc: JA1 V02N0501 arc: JA4 S1_V02N0101 arc: JA5 W1_H02E0701 arc: JA6 V00T0100 arc: JA7 S1_V02N0101 arc: JC0 N1_V01S0100 arc: JC1 H00L0000 arc: JC4 N1_V02S0001 arc: JC5 H02W0601 arc: JC6 H02W0601 arc: JC7 V00T0000 arc: JCE1 H00L0100 arc: JCLK0 G_HPBX0000 arc: V00T0000 V02S0601 arc: V00T0100 V02N0501 arc: W1_H02W0401 S1_V02N0401 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JLSR1MUX 0 .tile CIB_R82C33:CIB_EBR arc: E1_H02E0401 V02N0401 arc: E1_H02E0601 V06S0303 arc: JA0 H02W0501 arc: JA1 H02W0501 arc: JA2 S1_V02N0501 arc: JA3 S1_V02N0501 arc: JA4 N1_V02S0301 arc: JA5 N1_V02S0301 arc: JA6 S1_V02N0101 arc: JA7 S1_V02N0101 arc: JC0 V02N0601 arc: JC1 V02N0601 arc: JC2 N1_V02S0401 arc: JC3 N1_V02S0401 arc: JC4 V02N0201 arc: JC5 V02N0201 arc: JC6 N1_V02S0201 arc: JC7 H02E0401 arc: JCLK0 G_HPBX0000 arc: JD2 V00B0100 arc: JLSR1 H02E0301 arc: V00B0100 H02E0501 arc: W1_H02W0501 S1_V02N0501 arc: W1_H02W0601 V06S0303 arc: W3_H06W0103 JQ2 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD3MUX 0 enum: CIB.JB2MUX 0 .tile CIB_R82C34:CIB_EBR arc: H00L0000 W1_H02E0001 arc: JA0 H00L0000 arc: JA1 H00L0000 arc: JA4 V02S0301 arc: JA5 V02S0301 arc: JA6 S1_V02N0101 arc: JA7 S1_V02N0101 arc: JC0 W1_H02E0601 arc: JC1 W1_H02E0601 arc: JC4 H02E0401 arc: JC5 H02E0401 arc: JC6 H02E0601 arc: JC7 H02E0601 arc: JCE1 W1_H02E0101 arc: JCLK0 G_HPBX0000 arc: W1_H02W0501 V02N0501 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JLSR1MUX 0 .tile CIB_R82C35:CIB_EBR enum: CIB.JLSR0MUX 0 enum: CIB.JCLK0MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JCE0MUX 1 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB3MUX 0 .tile CIB_R82C5:CIB_EBR arc: E1_H02E0001 V02S0001 arc: E1_H02E0201 N1_V02S0201 arc: E1_H02E0601 N1_V02S0601 .tile CIB_R82C6:CIB_EBR arc: E1_H02E0601 N1_V02S0601 arc: E3_H06E0103 JQ2 arc: H00L0000 S1_V02N0201 arc: H00L0100 V02S0301 arc: H00R0000 H02W0601 arc: JA0 S1_V02N0701 arc: JA1 S1_V02N0701 arc: JA2 H00L0100 arc: JA3 H00L0100 arc: JA4 V00T0000 arc: JA5 V00T0000 arc: JA6 H00R0000 arc: JA7 H00R0000 arc: JC0 H00L0000 arc: JC1 H00L0000 arc: JC2 H02W0401 arc: JC3 H02W0401 arc: JC4 V02N0001 arc: JC5 V02N0001 arc: JC6 H02E0601 arc: JC7 H02E0601 arc: JCLK0 G_HPBX0000 arc: JD2 V00B0100 arc: JLSR1 E1_H02W0301 arc: V00B0100 H02W0701 arc: V00T0000 H02E0001 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JD3MUX 0 enum: CIB.JB2MUX 0 .tile CIB_R82C7:CIB_EBR arc: H00L0000 W1_H02E0201 arc: H00R0000 H02E0601 arc: JA0 H00L0000 arc: JA1 H00L0000 arc: JA4 E1_H02W0701 arc: JA5 E1_H02W0701 arc: JA6 V02S0101 arc: JA7 V02S0101 arc: JC0 V02N0601 arc: JC1 V02N0601 arc: JC4 V00T0100 arc: JC5 V00T0100 arc: JC6 S1_V02N0201 arc: JC7 S1_V02N0201 arc: JCE1 H00R0000 arc: JCLK0 G_HPBX0000 arc: S1_V02S0101 S3_V06N0103 arc: V00T0100 S1_V02N0701 arc: W1_H02W0401 E1_H02W0401 arc: W1_H02W0601 V06S0303 arc: W1_H02W0701 N1_V01S0100 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JCE0MUX 1 enum: CIB.JLSR1MUX 0 .tile CIB_R82C8:CIB_EBR arc: E1_H02E0101 V06S0103 arc: E1_H02E0501 N1_V02S0501 arc: E3_H06E0203 JQ4 arc: JD4 V00B0000 arc: V00B0000 S1_V02N0001 arc: W1_H02W0301 V02N0301 enum: CIB.JLSR0MUX 0 enum: CIB.JCLK0MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JCE0MUX 1 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JLSR1MUX 0 enum: CIB.JCLK1MUX 0 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB4MUX 0 .tile CIB_R82C9:CIB_EBR arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0301 N1_V02S0301 arc: E1_H02E0401 V06S0203 arc: E1_H02E0601 V01N0001 arc: E1_H02E0701 S1_V02N0701 arc: H00L0100 N1_V02S0301 arc: H00R0000 S1_V02N0601 arc: JA0 H00R0000 arc: JA1 H00R0000 arc: JA2 V00B0000 arc: JA3 V00B0000 arc: JA4 V00T0000 arc: JA5 V00T0000 arc: JA6 H02W0501 arc: JA7 H02W0501 arc: JC0 H00L0100 arc: JC1 H00L0100 arc: JC2 V02N0401 arc: JC3 V02N0401 arc: JC4 V02N0001 arc: JC5 V02N0001 arc: JC6 N1_V02S0201 arc: JC7 N1_V02S0201 arc: JCLK0 G_HPBX0000 arc: JLSR1 H02E0501 arc: N3_V06N0103 H06E0103 arc: V00B0000 S1_V02N0001 arc: V00T0000 V02N0601 arc: W1_H02W0401 V06S0203 arc: W1_H02W0701 S1_V02N0701 enum: CIB.JCE3MUX 1 enum: CIB.JCE2MUX 1 enum: CIB.JB6MUX 0 enum: CIB.JD7MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JD5MUX 0 enum: CIB.JB2MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JB0MUX 0 enum: CIB.JD1MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JCE1MUX 1 enum: CIB.JB7MUX 0 enum: CIB.JD6MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JLSR0MUX 0 enum: CIB.JCE0MUX 1 .tile CIB_R83C1:CIB_LR arc: N3_V06N0303 S3_V06N0303 .tile CIB_R89C1:CIB_LR arc: N3_V06N0303 JQ5 .tile CIB_R94C123:CIB_PLL3 enum: CIB.JA3MUX 0 enum: CIB.JB3MUX 0 .tile CIB_R94C3:CIB_PLL3 enum: CIB.JA3MUX 0 enum: CIB.JB3MUX 0 .tile CIB_R94C46:VCIB_DCU0 enum: CIB.JA1MUX 0 enum: CIB.JA3MUX 0 enum: CIB.JA5MUX 0 enum: CIB.JA7MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JC0MUX 0 enum: CIB.JC2MUX 0 enum: CIB.JC4MUX 0 enum: CIB.JC6MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JD6MUX 0 .tile CIB_R94C47:VCIB_DCUA enum: CIB.JA1MUX 0 enum: CIB.JA3MUX 0 enum: CIB.JA5MUX 0 enum: CIB.JA7MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JC0MUX 0 enum: CIB.JC2MUX 0 enum: CIB.JC4MUX 0 enum: CIB.JC6MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JD6MUX 0 .tile CIB_R94C48:VCIB_DCUB enum: CIB.JA1MUX 0 enum: CIB.JA3MUX 0 enum: CIB.JA5MUX 0 enum: CIB.JA7MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JC0MUX 0 enum: CIB.JC2MUX 0 enum: CIB.JC4MUX 0 enum: CIB.JC6MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JD6MUX 0 .tile CIB_R94C49:VCIB_DCUC enum: CIB.JA1MUX 0 enum: CIB.JA3MUX 0 enum: CIB.JA5MUX 0 enum: CIB.JA7MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JC0MUX 0 enum: CIB.JC2MUX 0 enum: CIB.JC4MUX 0 enum: CIB.JC6MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JD6MUX 0 .tile CIB_R94C4:CIB arc: E3_H06E0003 JQ0 .tile CIB_R94C50:VCIB_DCUD enum: CIB.JA1MUX 0 enum: CIB.JA5MUX 0 enum: CIB.JA7MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JC0MUX 0 enum: CIB.JC2MUX 0 enum: CIB.JC4MUX 0 enum: CIB.JC6MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JD6MUX 0 .tile CIB_R94C51:VCIB_DCUF enum: CIB.JA1MUX 0 enum: CIB.JA3MUX 0 enum: CIB.JA5MUX 0 enum: CIB.JA7MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JC0MUX 0 enum: CIB.JC2MUX 0 enum: CIB.JC4MUX 0 enum: CIB.JC6MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JD6MUX 0 .tile CIB_R94C52:VCIB_DCU3 enum: CIB.JA5MUX 0 enum: CIB.JA7MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JC0MUX 0 enum: CIB.JC4MUX 0 enum: CIB.JC6MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JD6MUX 0 .tile CIB_R94C53:VCIB_DCU2 enum: CIB.JB1MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JD6MUX 0 .tile CIB_R94C54:VCIB_DCUG enum: CIB.JB1MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JD6MUX 0 .tile CIB_R94C55:VCIB_DCUH enum: CIB.JB1MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JD6MUX 0 .tile CIB_R94C56:VCIB_DCUI enum: CIB.JB1MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JD6MUX 0 .tile CIB_R94C57:VCIB_DCU1 enum: CIB.JB1MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 .tile CIB_R94C6:CIB_EFB0 enum: CIB.JB3MUX 0 enum: CIB.JC6MUX 0 enum: CIB.JD6MUX 0 .tile CIB_R94C71:VCIB_DCU0 enum: CIB.JA1MUX 0 enum: CIB.JA3MUX 0 enum: CIB.JA5MUX 0 enum: CIB.JA7MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JC0MUX 0 enum: CIB.JC2MUX 0 enum: CIB.JC4MUX 0 enum: CIB.JC6MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JD6MUX 0 .tile CIB_R94C72:VCIB_DCUA enum: CIB.JA1MUX 0 enum: CIB.JA3MUX 0 enum: CIB.JA5MUX 0 enum: CIB.JA7MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JC0MUX 0 enum: CIB.JC2MUX 0 enum: CIB.JC4MUX 0 enum: CIB.JC6MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JD6MUX 0 .tile CIB_R94C73:VCIB_DCUB enum: CIB.JA1MUX 0 enum: CIB.JA3MUX 0 enum: CIB.JA5MUX 0 enum: CIB.JA7MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JC0MUX 0 enum: CIB.JC2MUX 0 enum: CIB.JC4MUX 0 enum: CIB.JC6MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JD6MUX 0 .tile CIB_R94C74:VCIB_DCUC enum: CIB.JA1MUX 0 enum: CIB.JA3MUX 0 enum: CIB.JA5MUX 0 enum: CIB.JA7MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JC0MUX 0 enum: CIB.JC2MUX 0 enum: CIB.JC4MUX 0 enum: CIB.JC6MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JD6MUX 0 .tile CIB_R94C75:VCIB_DCUD enum: CIB.JA1MUX 0 enum: CIB.JA5MUX 0 enum: CIB.JA7MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JC0MUX 0 enum: CIB.JC2MUX 0 enum: CIB.JC4MUX 0 enum: CIB.JC6MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JD6MUX 0 .tile CIB_R94C76:VCIB_DCUF enum: CIB.JA1MUX 0 enum: CIB.JA3MUX 0 enum: CIB.JA5MUX 0 enum: CIB.JA7MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JC0MUX 0 enum: CIB.JC2MUX 0 enum: CIB.JC4MUX 0 enum: CIB.JC6MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JD6MUX 0 .tile CIB_R94C77:VCIB_DCU3 enum: CIB.JA5MUX 0 enum: CIB.JA7MUX 0 enum: CIB.JB1MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JC0MUX 0 enum: CIB.JC4MUX 0 enum: CIB.JC6MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JD6MUX 0 .tile CIB_R94C78:VCIB_DCU2 enum: CIB.JB1MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JD6MUX 0 .tile CIB_R94C79:VCIB_DCUG enum: CIB.JB1MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JD6MUX 0 .tile CIB_R94C7:CIB_EFB1 arc: N3_V06N0003 H06E0003 enum: CIB.JA3MUX 0 enum: CIB.JA4MUX 0 enum: CIB.JA5MUX 0 enum: CIB.JA6MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB4MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB6MUX 0 enum: CIB.JC3MUX 0 enum: CIB.JC4MUX 0 enum: CIB.JC5MUX 0 enum: CIB.JD3MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JD5MUX 0 .tile CIB_R94C80:VCIB_DCUH enum: CIB.JB1MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JD6MUX 0 .tile CIB_R94C81:VCIB_DCUI enum: CIB.JB1MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JB7MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 enum: CIB.JD4MUX 0 enum: CIB.JD6MUX 0 .tile CIB_R94C82:VCIB_DCU1 enum: CIB.JB1MUX 0 enum: CIB.JB3MUX 0 enum: CIB.JB5MUX 0 enum: CIB.JD0MUX 0 enum: CIB.JD2MUX 0 .tile MIB_R0C105:PIOT0 enum: PIOA.BASE_TYPE INPUT_LVCMOS33 enum: PIOA.HYSTERESIS ON enum: PIOA.PULLMODE UP enum: PIOA.DRIVE 4 .tile MIB_R0C112:PIOT0 enum: PIOA.BASE_TYPE INPUT_LVCMOS33 enum: PIOA.HYSTERESIS ON enum: PIOA.PULLMODE UP enum: PIOA.DRIVE 4 .tile MIB_R0C114:PIOT0 enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33 enum: PIOA.PULLMODE UP enum: PIOA.DRIVE 4 .tile MIB_R0C123:BANKREF1 enum: BANK.VCCIO 3V3 .tile MIB_R0C67:TMID_0 arc: G_TDCC0CLKI G_JTRQPCLKCIB1 .tile MIB_R11C126:PICR0 arc: JDIA JPADDIA_PIO enum: PIOA.BASE_TYPE INPUT_LVCMOS33 .tile MIB_R12C126:PICR1 enum: PIOA.BASE_TYPE INPUT_LVCMOS33 enum: PIOA.HYSTERESIS ON enum: PIOA.PULLMODE UP enum: PIOA.DRIVE 4 .tile MIB_R1C105:PICT0 enum: PIOA.BASE_TYPE INPUT_LVCMOS33 .tile MIB_R1C112:PICT0 enum: PIOA.BASE_TYPE INPUT_LVCMOS33 .tile MIB_R1C114:PICT0 enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33 .tile MIB_R22C12:EBR_SPINE_UL2 arc: G_VPTX0000 G_HPRX0000 arc: G_VPTX0100 G_HPRX0100 .tile MIB_R22C30:EBR_SPINE_UL1 arc: G_VPTX0000 G_HPRX0000 arc: G_VPTX0100 G_HPRX0100 .tile MIB_R22C57:EBR_SPINE_UL0 arc: G_VPTX0000 G_HPRX0000 .tile MIB_R22C67:CMUX_UL_0 arc: G_DCS0CLK0 G_VPFN0000 arc: G_ULPCLK0 G_HPFE0000 arc: G_ULPCLK1 G_VPFS0000 .tile MIB_R22C68:CMUX_UR_0 arc: G_DCS0CLK1 G_VPFN0000 arc: G_URPCLK0 G_HPFE0000 arc: G_URPCLK1 G_VPFS0000 .tile MIB_R46C3:LMID_0 arc: G_LDCC0CLKI G_JLLQPCLKCIB0 .tile MIB_R47C0:PICL0 arc: JDIA JPADDIA_PIO enum: PIOA.BASE_TYPE INPUT_LVCMOS33 .tile MIB_R48C0:PICL1 enum: PIOA.BASE_TYPE INPUT_LVCMOS33 enum: PIOA.HYSTERESIS ON enum: PIOA.PULLMODE NONE .tile MIB_R57C0:PICL1 enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33 enum: PIOC.PULLMODE UP enum: PIOC.DRIVE 4 .tile MIB_R58C0:MIB_CIB_LR enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33 .tile MIB_R70C12:EBR_SPINE_LL2 arc: G_VPTX0000 G_HPRX0000 .tile MIB_R70C30:EBR_SPINE_LL1 arc: G_VPTX0000 G_HPRX0000 .tile MIB_R70C57:EBR_SPINE_LL0 arc: G_VPTX0000 G_HPRX0000 .tile MIB_R70C67:CMUX_LL_0 arc: G_DCS1CLK0 G_VPFN0000 arc: G_LLPCLK0 G_HPFE0000 arc: G_LLPCLK1 G_VPFS0000 .tile MIB_R70C68:CMUX_LR_0 arc: G_DCS1CLK1 G_VPFN0000 arc: G_LRPCLK0 G_HPFE0000 arc: G_LRPCLK1 G_VPFS0000 .tile MIB_R89C0:PICL0_DQS2 arc: JDIB JPADDIB_PIO enum: PIOB.BASE_TYPE INPUT_LVCMOS33 .tile MIB_R90C0:PICL1_DQS3 enum: PIOB.BASE_TYPE INPUT_LVCMOS33 enum: PIOB.HYSTERESIS ON enum: PIOB.PULLMODE UP .tile MIB_R95C101:PICB0 unknown: F0B1 .tile MIB_R95C102:PICB1 unknown: F0B1 .tile MIB_R95C103:PICB0 unknown: F0B1 .tile MIB_R95C104:PICB1 unknown: F0B1 .tile MIB_R95C105:PICB0 unknown: F0B1 .tile MIB_R95C106:PICB1 unknown: F0B1 .tile MIB_R95C107:PICB0 unknown: F0B1 .tile MIB_R95C108:PICB1 unknown: F0B1 .tile MIB_R95C110:PICB0 unknown: F0B1 .tile MIB_R95C111:PICB1 unknown: F0B1 .tile MIB_R95C112:PICB0 unknown: F0B1 .tile MIB_R95C113:PICB1 unknown: F0B1 .tile MIB_R95C114:PICB0 unknown: F0B1 .tile MIB_R95C115:PICB1 unknown: F0B1 .tile MIB_R95C116:PICB0 unknown: F0B1 .tile MIB_R95C117:PICB1 unknown: F0B1 .tile MIB_R95C119:PICB0 unknown: F0B1 .tile MIB_R95C120:PICB1 unknown: F0B1 .tile MIB_R95C121:PICB0 unknown: F0B1 .tile MIB_R95C122:PICB1 unknown: F0B1 .tile MIB_R95C1:BANKREF6 enum: BANK.VCCIO 3V3 .tile MIB_R95C4:EFB0_PICB0 arc: JDIA JPADDIA_PIO enum: PIOA.BASE_TYPE INPUT_LVCMOS33 enum: PIOA.BASE_TYPE INPUT_LVCMOS33 enum: PIOA.HYSTERESIS ON enum: PIOA.PULLMODE DOWN enum: PIOA.DRIVE 4 unknown: F54B1 unknown: F56B1 unknown: F82B1 unknown: F94B1 .tile MIB_R95C96:PICB0 unknown: F0B1 .tile MIB_R95C97:PICB1 unknown: F0B1 .tile MIB_R95C98:PICB0 unknown: F0B1 .tile MIB_R95C99:PICB1 unknown: F0B1 .tile R11C101:PLC2 arc: W3_H06W0303 E3_H06W0303 .tile R11C107:PLC2 arc: W3_H06W0303 E3_H06W0303 .tile R11C113:PLC2 arc: W3_H06W0303 E3_H06W0303 .tile R11C119:PLC2 arc: W3_H06W0303 E3_H06W0303 .tile R11C29:PLC2 arc: S3_V06S0003 E3_H06W0003 .tile R11C32:PLC2 arc: S3_V06S0003 H06W0003 .tile R11C35:PLC2 arc: W3_H06W0003 E3_H06W0003 .tile R11C41:PLC2 arc: W3_H06W0003 E3_H06W0003 .tile R11C47:PLC2 arc: W3_H06W0003 E3_H06W0303 .tile R11C53:PLC2 arc: W3_H06W0303 E3_H06W0303 .tile R11C59:PLC2 arc: W3_H06W0303 E3_H06W0203 .tile R11C65:PLC2 arc: W3_H06W0203 E3_H06W0103 .tile R11C71:PLC2 arc: W3_H06W0103 E3_H06W0103 .tile R11C77:PLC2 arc: W3_H06W0103 E3_H06W0003 .tile R11C83:PLC2 arc: W3_H06W0003 E3_H06W0003 .tile R11C89:PLC2 arc: W3_H06W0003 E3_H06W0003 .tile R11C95:PLC2 arc: W3_H06W0003 E3_H06W0303 .tile R13C27:PLC2 arc: S3_V06S0003 N3_V06S0003 .tile R13C33:PLC2 arc: S3_V06S0303 N3_V06S0303 .tile R14C28:PLC2 arc: N3_V06N0103 S3_V06N0003 .tile R17C29:PLC2 arc: S3_V06S0103 N3_V06S0003 .tile R17C32:PLC2 arc: S3_V06S0103 N3_V06S0003 .tile R19C27:PLC2 arc: S3_V06S0003 N3_V06S0003 .tile R19C33:PLC2 arc: S3_V06S0303 N3_V06S0303 .tile R20C18:PLC2 arc: S1_V02S0701 S3_V06N0203 .tile R20C28:PLC2 arc: N3_V06N0003 S3_V06N0003 .tile R20C44:PLC2 arc: S1_V02S0301 S3_V06N0003 .tile R21C10:PLC2 arc: S1_V02S0101 S3_V06N0103 .tile R21C11:PLC2 arc: E3_H06E0003 S3_V06N0003 .tile R21C12:PLC2 arc: E3_H06E0303 S3_V06N0303 .tile R21C13:PLC2 arc: S1_V02S0701 S3_V06N0203 .tile R21C16:PLC2 arc: E3_H06E0303 S3_V06N0303 arc: V01S0000 S3_V06N0103 .tile R21C17:PLC2 arc: E3_H06E0003 W3_H06E0003 arc: V01S0100 S3_V06N0303 .tile R21C18:PLC2 arc: E1_H02E0401 S3_V06N0203 arc: E1_H02E0701 S3_V06N0203 arc: E3_H06E0003 W3_H06E0303 .tile R21C19:PLC2 arc: E3_H06E0303 S3_V06N0303 arc: S1_V02S0401 H02E0401 arc: S1_V02S0601 H06E0303 arc: S1_V02S0701 H02E0701 .tile R21C20:PLC2 arc: E3_H06E0203 S3_V06N0203 arc: S1_V02S0001 S3_V06N0003 arc: S1_V02S0101 S3_V06N0103 arc: S1_V02S0601 S3_V06N0303 arc: S1_V02S0701 S3_V06N0203 .tile R21C22:PLC2 arc: S1_V02S0101 S3_V06N0103 arc: S1_V02S0201 H02W0201 arc: S1_V02S0301 H02W0301 arc: S1_V02S0401 S3_V06N0203 arc: V01S0100 S3_V06N0303 .tile R21C23:PLC2 arc: E1_H02E0301 S3_V06N0003 arc: E3_H06E0103 W3_H06E0003 arc: E3_H06E0303 S3_V06N0303 arc: S1_V02S0401 H06E0203 arc: W1_H02W0201 S3_V06N0103 arc: W1_H02W0301 S3_V06N0003 .tile R21C24:PLC2 arc: E1_H02E0101 S3_V06N0103 arc: E3_H06E0003 W3_H06E0003 arc: S1_V02S0301 H02E0301 arc: S1_V02S0401 H02W0401 arc: S1_V02S0501 S3_V06N0303 .tile R21C25:PLC2 arc: E3_H06E0003 W3_H06E0303 arc: S1_V02S0101 H02E0101 arc: W1_H02W0401 S3_V06N0203 .tile R21C26:PLC2 arc: S1_V02S0001 S3_V06N0003 arc: V01S0100 S3_V06N0303 .tile R21C27:PLC2 arc: E1_H02E0701 S3_V06N0203 arc: E3_H06E0203 S3_V06N0203 arc: V01S0000 S3_V06N0103 arc: V01S0100 S3_V06N0303 .tile R21C28:PLC2 arc: E1_H02E0201 S3_V06N0103 arc: S1_V02S0701 H02E0701 .tile R21C29:PLC2 arc: E1_H02E0401 S3_V06N0203 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0303 W3_H06E0303 arc: S1_V02S0201 H02E0201 arc: S1_V02S0501 S3_V06N0303 .tile R21C30:PLC2 arc: E3_H06E0103 W3_H06E0003 arc: S1_V02S0401 H02E0401 arc: S1_V02S0701 H06E0203 arc: V01S0000 S3_V06N0103 .tile R21C31:PLC2 arc: E1_H02E0001 S3_V06N0003 arc: S1_V02S0001 W3_H06E0003 .tile R21C32:PLC2 arc: E3_H06E0103 S3_V06N0103 .tile R21C33:PLC2 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0201 S3_V06N0103 arc: S1_V02S0601 E1_H02W0601 arc: V01S0100 S3_V06N0303 .tile R21C34:PLC2 arc: S1_V02S0401 S3_V06N0203 .tile R21C35:PLC2 arc: E1_H02E0601 W3_H06E0303 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0303 W3_H06E0303 arc: S1_V02S0201 W3_H06E0103 arc: W1_H02W0601 W3_H06E0303 .tile R21C36:PLC2 arc: E3_H06E0003 S3_V06N0003 arc: E3_H06E0203 W3_H06E0103 arc: S1_V02S0001 S3_V06N0003 arc: S1_V02S0301 S3_V06N0003 arc: S1_V02S0601 H02E0601 arc: V01S0100 S3_V06N0303 .tile R21C38:PLC2 arc: E1_H02E0101 W3_H06E0103 arc: S1_V02S0501 H06E0303 .tile R21C3:PLC2 arc: V01S0000 S3_V06N0103 arc: V01S0100 S3_V06N0303 .tile R21C40:PLC2 arc: S1_V02S0101 W1_H02E0101 arc: S1_V02S0401 E1_H02W0401 .tile R21C41:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: E1_H02E0301 W3_H06E0003 arc: E3_H06E0103 W3_H06E0003 arc: S1_V02S0101 S3_V06N0103 .tile R21C42:PLC2 arc: E1_H02E0301 W3_H06E0003 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0203 H01E0001 arc: S1_V02S0301 H02E0301 arc: S1_V02S0401 W3_H06E0203 arc: V01S0100 S3_V06N0303 arc: W1_H02W0401 H01E0001 .tile R21C44:PLC2 arc: E3_H06E0003 W1_H02E0301 .tile R21C45:PLC2 arc: S1_V02S0301 H06E0003 arc: S1_V02S0701 H06E0203 .tile R21C47:PLC2 arc: S1_V02S0001 H06E0003 arc: S1_V02S0101 W3_H06E0103 .tile R21C4:PLC2 arc: V01S0100 S3_V06N0303 .tile R21C5:PLC2 arc: S1_V02S0201 S3_V06N0103 .tile R21C6:PLC2 arc: V01S0100 S3_V06N0303 .tile R21C9:PLC2 arc: S1_V02S0201 V01N0001 .tile R23C10:PLC2 arc: N1_V02N0001 W1_H02E0001 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0301 W1_H02E0301 arc: N1_V02N0601 H02W0601 arc: N1_V02N0701 N1_V01S0100 .tile R23C11:PLC2 arc: E1_H02E0301 S3_V06N0003 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0601 N1_V01S0000 arc: N1_V02N0701 N1_V01S0100 arc: W1_H02W0601 S3_V06N0303 .tile R23C12:PLC2 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0101 H06E0103 arc: N1_V02N0301 H02E0301 arc: N1_V02N0401 E1_H02W0401 .tile R23C13:PLC2 arc: E1_H02E0501 S3_V06N0303 arc: E1_H02E0601 S3_V06N0303 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0101 H02W0101 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0701 N1_V01S0100 .tile R23C14:PLC2 arc: E3_H06E0003 S3_V06N0003 arc: E3_H06E0303 S3_V06N0303 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0501 H02E0501 arc: N1_V02N0601 H02E0601 arc: N1_V02N0701 E1_H02W0701 arc: W1_H02W0101 V06N0103 arc: W1_H02W0401 E1_H02W0401 .tile R23C15:PLC2 arc: E1_H02E0101 V06N0103 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0401 S3_V06N0203 arc: W1_H02W0001 S1_V02N0001 .tile R23C16:PLC2 arc: N1_V02N0101 H02E0101 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0501 S1_V02N0501 arc: N1_V02N0701 H02W0701 arc: W1_H02W0401 S1_V02N0401 arc: W1_H02W0701 S3_V06N0203 .tile R23C17:PLC2 arc: E1_H02E0301 V06N0003 arc: E3_H06E0103 S3_V06N0103 arc: W1_H02W0101 S3_V06N0103 arc: W1_H02W0701 V06N0203 .tile R23C18:PLC2 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0301 H02E0301 arc: N1_V02N0401 S1_V02N0101 .tile R23C19:PLC2 arc: E1_H02E0301 S3_V06N0003 arc: E1_H02E0401 S3_V06N0203 arc: V01S0000 S3_V06N0103 .tile R23C20:PLC2 arc: E3_H06E0103 W3_H06E0003 arc: E3_H06E0303 W3_H06E0303 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0201 H02W0201 arc: N1_V02N0501 S1_V02N0501 .tile R23C21:PLC2 arc: E1_H02E0201 S3_V06N0103 arc: N1_V02N0301 W1_H02E0301 arc: N1_V02N0401 W1_H02E0401 arc: W1_H02W0201 S3_V06N0103 .tile R23C22:PLC2 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0201 H02E0201 arc: N1_V02N0701 S3_V06N0203 .tile R23C23:PLC2 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0203 S3_V06N0203 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0101 S1_V02N0001 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0701 E1_H02W0701 .tile R23C24:PLC2 arc: E1_H02E0501 S3_V06N0303 arc: E3_H06E0303 S3_V06N0303 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0501 S3_V06N0303 .tile R23C25:PLC2 arc: E3_H06E0203 S3_V06N0203 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 N1_V01S0000 arc: N1_V02N0501 H02E0501 arc: N1_V02N0701 S3_V06N0203 arc: W1_H02W0701 S3_V06N0203 .tile R23C26:PLC2 arc: E1_H02E0101 S3_V06N0103 arc: E1_H02E0501 V06N0303 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0103 S3_V06N0103 arc: E3_H06E0203 W3_H06E0103 arc: N1_V02N0401 S3_V06N0203 .tile R23C27:PLC2 arc: N1_V02N0101 H02E0101 arc: N1_V02N0501 H02E0501 .tile R23C28:PLC2 arc: E1_H02E0001 S3_V06N0003 arc: E1_H02E0401 V06N0203 arc: E1_H02E0501 S1_V02N0501 arc: E3_H06E0203 S3_V06N0203 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0701 H06E0203 .tile R23C29:PLC2 arc: E1_H02E0101 W3_H06E0103 arc: E3_H06E0203 W3_H06E0203 arc: N1_V02N0101 H06E0103 arc: N1_V02N0401 H02E0401 arc: S3_V06S0103 N3_V06S0103 .tile R23C30:PLC2 arc: E3_H06E0003 W3_H06E0303 arc: N1_V02N0001 W1_H02E0001 arc: N1_V02N0101 H02E0101 arc: N1_V02N0501 W1_H02E0501 arc: N1_V02N0601 S1_V02N0301 .tile R23C31:PLC2 arc: E3_H06E0203 W3_H06E0203 arc: E3_H06E0303 W3_H06E0203 arc: N1_V02N0401 H02W0401 .tile R23C32:PLC2 arc: E1_H02E0301 W3_H06E0003 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0101 S1_V02N0001 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0401 H06E0203 arc: S3_V06S0103 N3_V06S0103 arc: W1_H02W0401 W3_H06E0203 .tile R23C33:PLC2 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0201 H02W0201 arc: N1_V02N0301 H06E0003 arc: N1_V02N0501 S3_V06N0303 .tile R23C34:PLC2 arc: E1_H02E0201 S3_V06N0103 arc: E3_H06E0203 W3_H06E0203 arc: N1_V02N0001 N1_V01S0000 arc: N1_V02N0301 W1_H02E0301 arc: N1_V02N0501 H06E0303 arc: W1_H02W0201 S1_V02N0201 .tile R23C35:PLC2 arc: E1_H02E0701 S3_V06N0203 arc: E3_H06E0203 S3_V06N0203 arc: E3_H06E0303 W3_H06E0203 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0501 S3_V06N0303 arc: N1_V02N0601 S3_V06N0303 arc: N1_V02N0701 W3_H06E0203 .tile R23C36:PLC2 arc: E1_H02E0301 W3_H06E0003 arc: E1_H02E0401 S3_V06N0203 arc: E1_H02E0701 S3_V06N0203 arc: E3_H06E0003 W3_H06E0003 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0201 W1_H02E0201 arc: N1_V02N0301 W3_H06E0003 arc: N1_V02N0701 H02E0701 .tile R23C37:PLC2 arc: E3_H06E0103 S3_V06N0103 arc: E3_H06E0303 W3_H06E0203 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0401 H02E0401 arc: N1_V02N0701 W3_H06E0203 .tile R23C38:PLC2 arc: E3_H06E0103 S3_V06N0103 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 W1_H02E0301 arc: N1_V02N0701 W1_H02E0701 .tile R23C39:PLC2 arc: E1_H02E0301 S3_V06N0003 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0601 S3_V06N0303 .tile R23C3:PLC2 arc: E1_H02E0701 S3_V06N0203 arc: V01S0100 S3_V06N0303 .tile R23C40:PLC2 arc: E3_H06E0303 W3_H06E0203 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0401 W3_H06E0203 arc: N1_V02N0701 W3_H06E0203 .tile R23C41:PLC2 arc: E1_H01E0101 W3_H06E0203 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0303 W3_H06E0203 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0201 H06E0103 arc: N1_V02N0301 W1_H02E0301 arc: N1_V02N0601 W3_H06E0303 .tile R23C42:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: E1_H02E0301 S3_V06N0003 arc: E3_H06E0303 H01E0101 arc: N1_V02N0101 H01E0101 arc: N1_V02N0301 W3_H06E0003 arc: N1_V02N0601 S3_V06N0303 arc: N1_V02N0701 S3_V06N0203 arc: W1_H02W0301 W3_H06E0003 .tile R23C43:PLC2 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0203 W3_H06E0103 arc: E3_H06E0303 W3_H06E0303 arc: N1_V02N0301 H02E0301 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0501 W3_H06E0303 arc: N1_V02N0601 H01E0001 .tile R23C44:PLC2 arc: E1_H02E0201 S3_V06N0103 arc: N1_V02N0101 S1_V02N0001 .tile R23C45:PLC2 arc: N1_V02N0301 S1_V02N0301 .tile R23C46:PLC2 arc: N1_V02N0001 H06E0003 arc: N1_V02N0201 W1_H02E0201 arc: N1_V02N0301 H06E0003 arc: N1_V02N0401 H06E0203 arc: N1_V02N0601 W3_H06E0303 .tile R23C47:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: N1_V02N0301 W3_H06E0003 arc: N1_V02N0601 W3_H06E0303 .tile R23C48:PLC2 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0501 W3_H06E0303 arc: N1_V02N0601 H01E0001 .tile R23C49:PLC2 arc: N1_V02N0501 W3_H06E0303 .tile R23C4:PLC2 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0401 H02W0401 arc: N1_V02N0601 H06W0303 arc: N1_V02N0701 H02E0701 .tile R23C5:PLC2 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0501 S1_V02N0501 arc: N1_V02N0601 S3_V06N0303 arc: V01S0100 S3_V06N0303 arc: W1_H02W0401 S1_V02N0401 .tile R23C6:PLC2 arc: E1_H02E0301 S3_V06N0003 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0501 H02W0501 arc: N1_V02N0601 S1_V02N0301 arc: W1_H02W0101 S1_V02N0101 .tile R23C7:PLC2 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0301 H02E0301 arc: N1_V02N0601 S3_V06N0303 arc: W1_H02W0501 S3_V06N0303 arc: W3_H06W0303 S3_V06N0303 .tile R23C8:PLC2 arc: E1_H02E0001 S3_V06N0003 arc: E1_H02E0301 S3_V06N0003 arc: E1_H02E0701 V06N0203 arc: N1_V02N0101 S3_V06N0103 .tile R23C9:PLC2 arc: E3_H06E0103 S3_V06N0103 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0701 H02E0701 arc: W1_H02W0101 S3_V06N0103 .tile R24C11:PLC2 arc: N1_V02N0101 S1_V02N0001 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0601 S1_V02N0601 .tile R24C13:PLC2 arc: E1_H02E0201 S3_V06N0103 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0401 S1_V02N0101 .tile R24C14:PLC2 arc: E1_H02E0701 S3_V06N0203 arc: E3_H06E0203 S3_V06N0203 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0201 H02E0201 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0501 S3_V06N0303 arc: N1_V02N0701 S3_V06N0203 .tile R24C15:PLC2 arc: N1_V02N0001 V01N0001 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0701 S1_V02N0601 .tile R24C16:PLC2 arc: E3_H06E0003 S3_V06N0003 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0501 S3_V06N0303 arc: N1_V02N0701 W1_H02E0701 arc: W1_H02W0001 S3_V06N0003 .tile R24C17:PLC2 arc: E1_H02E0101 S3_V06N0103 arc: E1_H02E0201 V02N0201 arc: N1_V02N0401 S3_V06N0203 .tile R24C18:PLC2 arc: E3_H06E0103 V01N0101 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0701 S3_V06N0203 arc: S3_V06S0003 N1_V02S0001 .tile R24C19:PLC2 arc: E1_H02E0701 V02N0701 arc: N1_V02N0101 W1_H02E0101 arc: N1_V02N0201 W1_H02E0201 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0601 S3_V06N0303 arc: N1_V02N0701 S3_V06N0203 .tile R24C20:PLC2 arc: E3_H06E0203 W3_H06E0203 arc: N1_V02N0201 S3_V06N0103 .tile R24C21:PLC2 arc: N1_V02N0201 H06E0103 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0501 S1_V02N0501 arc: N1_V02N0701 W1_H02E0701 .tile R24C22:PLC2 arc: E3_H06E0003 W3_H06E0003 .tile R24C23:PLC2 arc: E3_H06E0203 S3_V06N0203 arc: N1_V02N0101 H02W0101 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0401 S1_V02N0101 .tile R24C24:PLC2 arc: N1_V02N0701 S1_V02N0601 arc: W1_H02W0101 V06N0103 .tile R24C25:PLC2 arc: E1_H02E0401 V06N0203 arc: N1_V02N0201 S1_V02N0701 .tile R24C26:PLC2 arc: E1_H02E0401 V06N0203 arc: E1_H02E0701 V06N0203 arc: E3_H06E0203 W3_H06E0203 .tile R24C27:PLC2 arc: E1_H02E0601 V01N0001 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0401 W1_H02E0401 .tile R24C28:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: E1_H02E0001 W3_H06E0003 arc: N1_V02N0401 W1_H02E0401 arc: N1_V02N0601 H02E0601 arc: N1_V02N0701 W1_H02E0701 .tile R24C29:PLC2 arc: E1_H02E0401 W3_H06E0203 arc: E3_H06E0203 H01E0001 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0701 W3_H06E0203 .tile R24C30:PLC2 arc: E1_H02E0001 W1_H02E0001 arc: E1_H02E0101 S3_V06N0103 arc: E1_H02E0701 S3_V06N0203 arc: N1_V02N0401 H02E0401 .tile R24C31:PLC2 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0701 H02E0701 .tile R24C32:PLC2 arc: E1_H02E0701 V06N0203 arc: N1_V02N0001 W1_H02E0001 arc: N1_V02N0101 W1_H02E0101 arc: N1_V02N0401 H06E0203 arc: N1_V02N0501 S1_V02N0501 arc: N1_V02N0601 S1_V02N0601 arc: N1_V02N0701 W3_H06E0203 .tile R24C33:PLC2 arc: N1_V02N0401 H02W0401 .tile R24C34:PLC2 arc: E1_H02E0401 S3_V06N0203 arc: N1_V02N0701 W1_H02E0701 arc: W1_H02W0401 S3_V06N0203 .tile R24C36:PLC2 arc: E1_H02E0601 V06N0303 arc: E3_H06E0303 V06N0303 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0401 W1_H02E0401 .tile R24C37:PLC2 arc: E1_H02E0401 S3_V06N0203 .tile R24C38:PLC2 arc: N1_V02N0401 H02E0401 arc: N1_V02N0601 W1_H02E0601 .tile R24C3:PLC2 arc: E1_H02E0201 V02N0201 arc: N1_V02N0701 N1_V01S0100 .tile R24C40:PLC2 arc: N1_V02N0401 S3_V06N0203 .tile R24C41:PLC2 arc: E1_H02E0101 V06N0103 arc: N1_V02N0201 H02W0201 arc: N1_V02N0301 S1_V02N0301 .tile R24C42:PLC2 arc: E3_H06E0303 W3_H06E0303 arc: W1_H02W0201 V02N0201 .tile R24C43:PLC2 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 W1_H02E0101 arc: N1_V02N0201 S3_V06N0103 .tile R24C45:PLC2 arc: N1_V02N0601 H06E0303 .tile R24C48:PLC2 arc: N1_V02N0601 W3_H06E0303 .tile R24C5:PLC2 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0201 W1_H02E0201 .tile R24C6:PLC2 arc: E3_H06E0303 V06N0303 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0301 E1_H02W0301 .tile R24C7:PLC2 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0201 S1_V02N0201 .tile R24C8:PLC2 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0601 S1_V02N0601 arc: W1_H02W0001 S3_V06N0003 arc: W1_H02W0301 S1_V02N0301 .tile R24C9:PLC2 arc: N1_V02N0501 H06E0303 .tile R25C10:PLC2 arc: N1_V02N0701 W1_H02E0701 .tile R25C11:PLC2 arc: N1_V02N0201 H02W0201 .tile R25C12:PLC2 arc: N1_V02N0001 S3_V06N0003 arc: W1_H02W0201 S3_V06N0103 .tile R25C13:PLC2 arc: N1_V02N0301 S3_V06N0003 .tile R25C15:PLC2 arc: E3_H06E0003 S3_V06N0003 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 S3_V06N0003 .tile R25C16:PLC2 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0501 S3_V06N0303 .tile R25C17:PLC2 arc: N1_V02N0201 S1_V02N0701 arc: N3_V06N0103 S3_V06N0103 .tile R25C18:PLC2 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0101 S3_V06N0103 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 S3_V06N0203 .tile R25C19:PLC2 arc: N1_V02N0701 S3_V06N0203 .tile R25C20:PLC2 arc: N1_V02N0501 S3_V06N0303 .tile R25C21:PLC2 arc: E3_H06E0003 W3_H06E0003 .tile R25C22:PLC2 arc: E3_H06E0203 S3_V06N0203 arc: E3_H06E0303 S3_V06N0303 arc: N1_V02N0001 S3_V06N0003 .tile R25C23:PLC2 arc: N1_V02N0001 S3_V06N0003 .tile R25C24:PLC2 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0401 S3_V06N0203 arc: N3_V06N0203 S3_V06N0203 .tile R25C26:PLC2 arc: E3_H06E0003 S3_V06N0003 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0203 S3_V06N0203 .tile R25C27:PLC2 arc: E3_H06E0003 W3_H06E0003 arc: N1_V01N0001 S3_V06N0003 arc: N3_V06N0003 S3_V06N0303 arc: S3_V06S0003 N3_V06S0003 .tile R25C28:PLC2 arc: E3_H06E0303 W3_H06E0203 arc: N1_V02N0501 W3_H06E0303 .tile R25C30:PLC2 arc: E3_H06E0003 S3_V06N0003 arc: N1_V02N0301 H06E0003 .tile R25C31:PLC2 arc: N3_V06N0303 H06E0303 .tile R25C32:PLC2 arc: E3_H06E0003 S3_V06N0003 arc: E3_H06E0103 W3_H06E0003 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0301 W3_H06E0003 .tile R25C33:PLC2 arc: N3_V06N0003 S3_V06N0003 arc: S3_V06S0303 N3_V06S0303 .tile R25C34:PLC2 arc: N1_V02N0201 S3_V06N0103 .tile R25C36:PLC2 arc: E3_H06E0103 W3_H06E0003 arc: N3_V06N0103 S3_V06N0003 .tile R25C38:PLC2 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0203 W3_H06E0103 arc: N1_V02N0201 W3_H06E0103 .tile R25C39:PLC2 arc: N1_V02N0201 H06E0103 .tile R25C3:PLC2 arc: N1_V02N0201 S3_V06N0103 .tile R25C42:PLC2 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0203 W3_H06E0103 arc: N1_V02N0201 W3_H06E0103 arc: N3_V06N0103 W3_H06E0103 .tile R25C44:PLC2 arc: E1_H01E0101 W3_H06E0203 arc: N1_V02N0001 W3_H06E0003 .tile R25C45:PLC2 arc: N1_V02N0301 H01E0101 arc: N3_V06N0203 H06E0203 .tile R25C48:PLC2 arc: N1_V02N0101 W3_H06E0103 .tile R25C5:PLC2 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0501 S3_V06N0303 .tile R25C6:PLC2 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0301 S3_V06N0003 .tile R25C8:PLC2 arc: E1_H02E0701 S3_V06N0203 .tile R25C9:PLC2 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0501 S3_V06N0303 .tile R26C11:PLC2 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0301 H06E0003 arc: N1_V02N0601 S3_V06N0303 .tile R26C12:PLC2 arc: E3_H06E0303 S3_V06N0303 .tile R26C13:PLC2 arc: E3_H06E0003 S3_V06N0003 arc: E3_H06E0203 S3_V06N0203 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0501 S3_V06N0303 .tile R26C14:PLC2 arc: E3_H06E0003 S3_V06N0003 arc: N1_V02N0101 H06W0103 arc: N3_V06N0103 S3_V06N0103 .tile R26C15:PLC2 arc: E3_H06E0103 S3_V06N0103 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0601 S3_V06N0303 arc: N3_V06N0103 S3_V06N0003 arc: W1_H02W0101 S3_V06N0103 .tile R26C17:PLC2 arc: E3_H06E0103 S3_V06N0103 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0203 S3_V06N0103 arc: W3_H06W0103 S3_V06N0103 .tile R26C18:PLC2 arc: E3_H06E0303 W3_H06E0303 arc: N1_V02N0201 S1_V02N0701 arc: N3_V06N0203 S3_V06N0103 .tile R26C19:PLC2 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0203 W3_H06E0203 .tile R26C20:PLC2 arc: E3_H06E0103 W3_H06E0003 .tile R26C21:PLC2 arc: E3_H06E0203 W3_H06E0103 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0501 S3_V06N0303 .tile R26C23:PLC2 arc: E3_H06E0203 W3_H06E0103 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0201 H06E0103 .tile R26C24:PLC2 arc: E3_H06E0003 W3_H06E0303 arc: N1_V02N0601 S1_V02N0301 .tile R26C25:PLC2 arc: E3_H06E0103 W3_H06E0003 arc: N1_V02N0701 W3_H06E0203 .tile R26C26:PLC2 arc: E3_H06E0203 W3_H06E0103 arc: N3_V06N0303 S3_V06N0303 .tile R26C27:PLC2 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0701 W3_H06E0203 .tile R26C28:PLC2 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0203 S3_V06N0103 .tile R26C29:PLC2 arc: E3_H06E0303 W3_H06E0203 arc: N1_V02N0401 H06E0203 .tile R26C30:PLC2 arc: E3_H06E0003 W3_H06E0003 .tile R26C31:PLC2 arc: E3_H06E0203 W3_H06E0103 .tile R26C32:PLC2 arc: E3_H06E0303 W3_H06E0203 arc: N1_V02N0501 H06E0303 arc: N1_V02N0601 S3_V06N0303 .tile R26C36:PLC2 arc: N1_V02N0001 W3_H06E0003 .tile R26C37:PLC2 arc: E3_H06E0303 W3_H06E0203 .tile R26C38:PLC2 arc: E3_H06E0003 W3_H06E0303 .tile R26C41:PLC2 arc: N1_V02N0301 H06E0003 .tile R26C43:PLC2 arc: N1_V02N0501 W3_H06E0303 .tile R26C44:PLC2 arc: N3_V06N0003 W3_H06E0003 .tile R26C7:PLC2 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0501 S3_V06N0303 .tile R26C8:PLC2 arc: E3_H06E0003 S3_V06N0003 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0601 S3_V06N0303 arc: N3_V06N0203 S3_V06N0103 .tile R27C10:PLC2 arc: N3_V06N0103 S3_V06N0003 .tile R27C11:PLC2 arc: N3_V06N0003 S3_V06N0003 .tile R27C12:PLC2 arc: N3_V06N0303 S3_V06N0303 .tile R27C13:PLC2 arc: N3_V06N0203 S3_V06N0103 .tile R27C16:PLC2 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0303 S3_V06N0303 .tile R27C17:PLC2 arc: N1_V02N0701 S3_V06N0203 arc: N3_V06N0303 S3_V06N0303 .tile R27C18:PLC2 arc: N3_V06N0203 S3_V06N0203 .tile R27C19:PLC2 arc: N3_V06N0303 S3_V06N0203 .tile R27C20:PLC2 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S3_V06N0203 .tile R27C22:PLC2 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S3_V06N0203 .tile R27C23:PLC2 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0303 S3_V06N0203 .tile R27C24:PLC2 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0303 S3_V06N0303 .tile R27C25:PLC2 arc: N3_V06N0203 S3_V06N0203 .tile R27C26:PLC2 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S3_V06N0203 .tile R27C27:PLC2 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 S3_V06N0303 .tile R27C28:PLC2 arc: N3_V06N0103 S3_V06N0003 .tile R27C29:PLC2 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S3_V06N0203 .tile R27C30:PLC2 arc: N3_V06N0103 S3_V06N0003 .tile R27C31:PLC2 arc: N3_V06N0003 S3_V06N0303 .tile R27C32:PLC2 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0203 .tile R27C33:PLC2 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0303 S3_V06N0203 .tile R27C34:PLC2 arc: N3_V06N0203 S3_V06N0203 .tile R27C36:PLC2 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0303 S3_V06N0203 .tile R27C3:PLC2 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0303 S3_V06N0203 .tile R27C41:PLC2 arc: N3_V06N0103 S3_V06N0003 .tile R27C42:PLC2 arc: N3_V06N0303 S1_V02N0601 .tile R27C4:PLC2 arc: N3_V06N0303 S3_V06N0303 .tile R27C5:PLC2 arc: E1_H02E0701 S3_V06N0203 arc: N1_V02N0401 S3_V06N0203 arc: N3_V06N0103 S3_V06N0003 .tile R27C6:PLC2 arc: N1_V02N0701 H02E0701 arc: N3_V06N0303 S3_V06N0303 .tile R28C10:PLC2 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0303 S3_V06N0303 .tile R28C11:PLC2 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S3_V06N0203 arc: S3_V06S0003 N3_V06S0303 .tile R28C13:PLC2 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0303 S3_V06N0203 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0303 N3_V06S0303 .tile R28C15:PLC2 arc: S3_V06S0103 N3_V06S0103 .tile R28C16:PLC2 arc: N3_V06N0003 S3_V06N0003 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0303 N3_V06S0303 .tile R28C17:PLC2 arc: S3_V06S0003 N3_V06S0003 .tile R28C18:PLC2 arc: N1_V02N0701 S3_V06N0203 arc: S3_V06S0103 N3_V06S0003 .tile R28C19:PLC2 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N3_V06S0103 .tile R28C20:PLC2 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0203 .tile R28C21:PLC2 arc: N3_V06N0003 S3_V06N0003 arc: S3_V06S0203 N3_V06S0203 .tile R28C22:PLC2 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0203 S3_V06N0103 arc: S3_V06S0303 N3_V06S0203 .tile R28C23:PLC2 arc: N3_V06N0003 S3_V06N0303 arc: S3_V06S0303 N3_V06S0203 .tile R28C24:PLC2 arc: N1_V02N0301 S3_V06N0003 arc: N3_V06N0203 S3_V06N0203 arc: S3_V06S0203 N3_V06S0103 .tile R28C25:PLC2 arc: E3_H06E0003 S3_V06N0003 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S3_V06N0203 .tile R28C28:PLC2 arc: N3_V06N0003 H06E0003 arc: N3_V06N0103 S3_V06N0103 .tile R28C34:PLC2 arc: N3_V06N0103 S3_V06N0103 .tile R28C37:PLC2 arc: N3_V06N0203 S3_V06N0203 .tile R28C3:PLC2 arc: N3_V06N0203 S3_V06N0103 .tile R28C40:PLC2 arc: N3_V06N0103 S3_V06N0103 .tile R28C4:PLC2 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 S3_V06N0303 .tile R28C5:PLC2 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S3_V06N0203 .tile R28C7:PLC2 arc: N1_V02N0701 S3_V06N0203 arc: N3_V06N0103 S3_V06N0003 .tile R28C8:PLC2 arc: N3_V06N0003 S3_V06N0303 arc: S3_V06S0303 N3_V06S0203 .tile R28C9:PLC2 arc: N3_V06N0003 S3_V06N0303 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0303 N3_V06S0303 .tile R29C11:PLC2 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0303 S3_V06N0203 .tile R29C13:PLC2 arc: N3_V06N0303 S3_V06N0303 .tile R29C14:PLC2 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0303 S3_V06N0203 .tile R29C15:PLC2 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0203 S3_V06N0103 .tile R29C16:PLC2 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0203 .tile R29C17:PLC2 arc: N3_V06N0103 S3_V06N0003 .tile R29C18:PLC2 arc: N3_V06N0103 S3_V06N0003 .tile R29C19:PLC2 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0103 .tile R29C21:PLC2 arc: N3_V06N0103 S3_V06N0103 .tile R29C22:PLC2 arc: N3_V06N0203 S3_V06N0103 .tile R29C23:PLC2 arc: N3_V06N0203 S3_V06N0203 .tile R29C24:PLC2 arc: N3_V06N0303 S3_V06N0303 .tile R29C25:PLC2 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0203 S3_V06N0203 arc: CE0 E1_H02W0101 arc: CLK0 G_HPBX0100 arc: LSR1 E1_H02W0501 arc: M0 H02W0601 arc: MUXCLK0 CLK0 arc: MUXLSR0 LSR1 arc: S1_V02S0201 Q0 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R29C26:PLC2 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0203 arc: V00T0000 H02W0201 arc: CE0 H02W0101 arc: CE1 H02W0101 arc: CE2 H02W0101 arc: CLK0 G_HPBX0100 arc: E1_H01E0101 Q2 arc: LSR0 H02W0501 arc: M0 V00T0000 arc: M2 N1_V01N0001 arc: M4 E1_H01E0101 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXLSR0 LSR0 arc: MUXLSR1 LSR0 arc: MUXLSR2 LSR0 arc: N1_V01N0001 Q0 arc: W1_H02W0601 Q4 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R29C27:PLC2 arc: V00B0100 S1_V02N0301 arc: V00T0100 V02N0501 arc: W1_H02W0101 E1_H02W0001 arc: W1_H02W0501 V02N0501 arc: CE0 E1_H02W0101 arc: CE1 E1_H02W0101 arc: CE2 E1_H02W0101 arc: CE3 E1_H02W0101 arc: CLK0 G_HPBX0100 arc: LSR0 V00T0100 arc: M0 V00B0000 arc: M2 V00B0100 arc: M4 V00T0000 arc: M6 N1_V01N0101 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR0 arc: MUXLSR1 LSR0 arc: MUXLSR2 LSR0 arc: MUXLSR3 LSR0 arc: N1_V01N0101 Q4 arc: V00B0000 Q6 arc: V00T0000 Q2 arc: W1_H02W0201 Q0 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET SET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R29C28:PLC2 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0203 S3_V06N0103 .tile R29C29:PLC2 arc: S3_V06S0103 N3_V06S0103 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0101 S1_V02N0101 .tile R29C32:PLC2 arc: N3_V06N0203 S3_V06N0103 arc: S3_V06S0103 N3_V06S0103 .tile R29C33:PLC2 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0303 S3_V06N0303 .tile R29C34:PLC2 arc: N3_V06N0103 S3_V06N0103 .tile R29C35:PLC2 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S3_V06N0303 .tile R29C36:PLC2 arc: N3_V06N0203 S3_V06N0203 .tile R29C37:PLC2 arc: N3_V06N0103 S3_V06N0103 .tile R29C38:PLC2 arc: N3_V06N0103 S3_V06N0003 .tile R29C39:PLC2 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S3_V06N0203 .tile R29C3:PLC2 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S3_V06N0203 .tile R29C40:PLC2 arc: N3_V06N0103 S3_V06N0103 .tile R29C41:PLC2 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0203 .tile R29C42:PLC2 arc: N1_V02N0601 S3_V06N0303 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 S3_V06N0303 .tile R29C43:PLC2 arc: N3_V06N0203 S3_V06N0103 .tile R29C44:PLC2 arc: N3_V06N0103 S3_V06N0003 .tile R29C5:PLC2 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S3_V06N0203 .tile R29C6:PLC2 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0203 S3_V06N0203 .tile R29C7:PLC2 arc: N3_V06N0303 S3_V06N0203 .tile R29C8:PLC2 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 S3_V06N0103 .tile R29C9:PLC2 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 S3_V06N0003 .tile R2C100:PLC2 arc: E3_H06E0203 W3_H06E0203 .tile R2C106:PLC2 arc: E3_H06E0303 W3_H06E0203 .tile R2C112:PLC2 arc: E1_H02E0501 W3_H06E0303 .tile R2C114:PLC2 arc: N1_V02N0501 W1_H02E0501 .tile R2C28:PLC2 arc: E3_H06E0103 S3_V06N0103 .tile R2C34:PLC2 arc: E3_H06E0203 W3_H06E0103 .tile R2C40:PLC2 arc: E3_H06E0203 W3_H06E0203 .tile R2C46:PLC2 arc: E3_H06E0203 W3_H06E0203 .tile R2C52:PLC2 arc: E3_H06E0303 W3_H06E0203 .tile R2C58:PLC2 arc: E3_H06E0303 W3_H06E0303 .tile R2C64:PLC2 arc: E3_H06E0303 W3_H06E0303 .tile R2C70:PLC2 arc: E3_H06E0003 W3_H06E0303 .tile R2C76:PLC2 arc: E3_H06E0003 W3_H06E0003 .tile R2C82:PLC2 arc: E3_H06E0103 W3_H06E0003 .tile R2C88:PLC2 arc: E3_H06E0103 W3_H06E0103 .tile R2C94:PLC2 arc: E3_H06E0203 W3_H06E0103 .tile R30C13:PLC2 arc: N3_V06N0103 S3_V06N0003 .tile R30C14:PLC2 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 S3_V06N0303 .tile R30C15:PLC2 arc: N3_V06N0103 S3_V06N0103 .tile R30C16:PLC2 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0303 S3_V06N0203 .tile R30C17:PLC2 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0103 .tile R30C18:PLC2 arc: N3_V06N0203 S3_V06N0103 arc: S3_V06S0103 N3_V06S0003 .tile R30C19:PLC2 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S3_V06N0203 .tile R30C20:PLC2 arc: N3_V06N0103 S3_V06N0003 .tile R30C23:PLC2 arc: N3_V06N0203 S3_V06N0203 .tile R30C25:PLC2 arc: V00B0000 V02S0201 arc: CE0 E1_H02W0101 arc: CLK0 G_HPBX0100 arc: LSR0 E1_H02W0501 arc: M0 V00B0000 arc: MUXCLK0 CLK0 arc: MUXLSR0 LSR0 arc: S1_V02S0001 Q0 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R30C27:PLC2 arc: N1_V02N0501 S1_V02N0501 arc: W1_H02W0101 E1_H02W0001 arc: W1_H02W0501 S1_V02N0501 .tile R30C29:PLC2 arc: W1_H02W0001 V02N0001 .tile R30C30:PLC2 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0203 .tile R30C31:PLC2 arc: N3_V06N0203 S3_V06N0203 .tile R30C34:PLC2 arc: N3_V06N0203 S3_V06N0103 .tile R30C37:PLC2 arc: N3_V06N0203 S3_V06N0103 .tile R30C40:PLC2 arc: N3_V06N0203 S3_V06N0103 .tile R30C43:PLC2 arc: N3_V06N0103 S3_V06N0003 .tile R30C8:PLC2 arc: N3_V06N0003 S3_V06N0303 .tile R31C12:PLC2 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 S3_V06N0103 .tile R31C13:PLC2 arc: N3_V06N0003 S3_V06N0303 .tile R31C15:PLC2 arc: N3_V06N0003 S3_V06N0303 .tile R31C16:PLC2 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S3_V06N0303 .tile R31C17:PLC2 arc: N3_V06N0103 S1_V02N0101 .tile R31C18:PLC2 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S1_V02N0701 .tile R31C19:PLC2 arc: N3_V06N0203 S3_V06N0203 .tile R31C20:PLC2 arc: N3_V06N0303 S3_V06N0203 .tile R31C22:PLC2 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S3_V06N0203 .tile R31C23:PLC2 arc: N3_V06N0003 S3_V06N0003 .tile R31C24:PLC2 arc: E1_H02E0601 E1_H01W0000 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0501 V01N0101 .tile R31C25:PLC2 arc: S1_V02S0301 V01N0101 arc: V00B0000 V02S0001 arc: CE0 E1_H02W0101 arc: CE1 E1_H02W0101 arc: CE2 E1_H02W0101 arc: CE3 E1_H02W0101 arc: CLK0 G_HPBX0100 arc: E1_H01E0001 Q0 arc: E1_H01E0101 Q6 arc: H01W0000 Q4 arc: LSR0 E1_H02W0501 arc: LSR1 E1_H02W0501 arc: M0 H02E0601 arc: M2 V00B0000 arc: M4 E1_H01E0101 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR0 arc: MUXLSR1 LSR1 arc: MUXLSR2 LSR1 arc: MUXLSR3 LSR0 arc: V00T0000 Q2 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R31C26:PLC2 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0203 S1_V02N0701 arc: W1_H02W0201 S3_V06N0103 arc: CE0 H02W0101 arc: CE1 H02W0101 arc: CE3 H02W0101 arc: CLK0 G_HPBX0100 arc: LSR0 H02W0501 arc: LSR1 H02W0501 arc: M0 H01E0001 arc: M2 V00B0000 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR0 arc: MUXLSR1 LSR1 arc: MUXLSR3 LSR1 arc: S1_V02S0001 Q2 arc: V00B0000 Q6 arc: V00T0000 Q0 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R31C27:PLC2 arc: N1_V02N0301 N3_V06S0003 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0301 N3_V06S0003 arc: S3_V06S0103 N3_V06S0003 arc: W1_H02W0101 E1_H02W0001 arc: W1_H02W0501 V02N0501 .tile R31C29:PLC2 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0101 S1_V02N0001 arc: W1_H02W0001 S1_V02N0001 .tile R31C30:PLC2 arc: N3_V06N0003 S3_V06N0303 .tile R31C32:PLC2 arc: N3_V06N0003 S3_V06N0303 .tile R31C33:PLC2 arc: N3_V06N0003 S3_V06N0303 arc: S3_V06S0303 N3_V06S0303 .tile R31C34:PLC2 arc: N3_V06N0103 S3_V06N0103 .tile R31C36:PLC2 arc: N3_V06N0003 S3_V06N0003 .tile R31C3:PLC2 arc: N3_V06N0103 S3_V06N0003 .tile R31C5:PLC2 arc: N3_V06N0303 S3_V06N0303 .tile R31C6:PLC2 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0103 .tile R31C8:PLC2 arc: N3_V06N0203 S3_V06N0203 .tile R31C9:PLC2 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0303 S3_V06N0203 .tile R32C11:PLC2 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0303 S3_V06N0203 .tile R32C12:PLC2 arc: N3_V06N0303 S3_V06N0203 .tile R32C13:PLC2 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S3_V06N0203 .tile R32C14:PLC2 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 S3_V06N0103 .tile R32C15:PLC2 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0303 S3_V06N0303 .tile R32C17:PLC2 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0303 S3_V06N0203 .tile R32C18:PLC2 arc: N3_V06N0103 S3_V06N0103 .tile R32C21:PLC2 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0303 S3_V06N0303 .tile R32C22:PLC2 arc: S3_V06S0103 E3_H06W0103 .tile R32C23:PLC2 arc: N3_V06N0103 S3_V06N0003 .tile R32C24:PLC2 arc: E1_H02E0401 E1_H01W0000 arc: V00T0000 V02N0601 arc: CE0 V02S0201 arc: CLK0 G_HPBX0000 arc: M0 V00T0000 arc: MUXCLK0 CLK0 arc: N1_V01N0101 Q0 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R32C25:PLC2 arc: E1_H02E0601 E1_H01W0000 arc: H00R0000 V02N0601 arc: V00B0100 S1_V02N0301 arc: V00T0000 H02W0201 arc: CE0 H00R0000 arc: CE1 H00R0000 arc: CE2 V02N0601 arc: CE3 V02N0601 arc: CLK0 G_HPBX0100 arc: E1_H01E0101 Q0 arc: H01W0000 Q2 arc: LSR0 E1_H02W0501 arc: M0 V00T0000 arc: M2 V00B0100 arc: M4 E1_H01E0101 arc: M6 H02E0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR0 arc: MUXLSR1 LSR0 arc: MUXLSR2 LSR0 arc: MUXLSR3 LSR0 arc: N1_V01N0101 Q4 arc: S1_V02S0601 Q6 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET SET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET SET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET SET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R32C26:PLC2 arc: E1_H02E0101 E1_H01W0100 arc: H00R0100 V02N0501 arc: N3_V06N0303 S3_V06N0303 arc: V00B0000 V02S0001 arc: V00T0000 V02N0601 arc: CE0 H00R0100 arc: CE1 H00R0100 arc: CE2 H00R0100 arc: CLK0 G_HPBX0100 arc: E1_H02E0401 Q4 arc: H01W0000 Q2 arc: LSR0 H02W0501 arc: LSR1 H02W0501 arc: M0 H02E0601 arc: M2 V00B0000 arc: M4 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXLSR0 LSR0 arc: MUXLSR1 LSR1 arc: MUXLSR2 LSR1 arc: W1_H02W0201 Q0 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET SET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R32C27:PLC2 arc: E1_H02E0101 V02N0101 arc: E1_H02E0601 V01N0001 arc: E1_H02E0701 V01N0101 arc: H00L0000 E1_H02W0201 arc: H00L0100 V02N0101 arc: H00R0000 V02N0401 arc: H00R0100 E1_H02W0701 arc: N3_V06N0103 S3_V06N0003 arc: S1_V02S0101 E1_H02W0101 arc: S1_V02S0601 E1_H01W0000 arc: V00B0000 V02N0201 arc: V00B0100 V02S0301 arc: V00T0100 V02N0501 arc: A1 H00R0000 arc: A7 H00R0000 arc: B0 H02W0101 arc: B1 V00B0000 arc: B3 V02S0301 arc: B7 V00B0000 arc: C0 H00L0000 arc: C1 H00L0100 arc: C3 H00R0100 arc: C7 V00T0100 arc: CE0 H02E0101 arc: CE1 H02E0101 arc: CLK0 G_HPBX0100 arc: D0 H02W0201 arc: D1 S1_V02N0201 arc: D3 H02W0201 arc: D7 V01N0001 arc: E1_H01E0001 F1 arc: E1_H01E0101 Q0 arc: E1_H02E0001 Q0 arc: E1_H02E0401 Q4 arc: E1_H02E0501 F7 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F7 F7_SLICE arc: H01W0100 F1 arc: M4 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V02N0501 F7 arc: S1_V02S0301 Q3 arc: S3_V06S0203 F7 arc: V01S0100 F7 arc: W1_H02W0501 F7 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1100110011110000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000001 word: SLICEA.K0.INIT 1100110011110000 word: SLICEA.K1.INIT 0000000101000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 .tile R32C28:PLC2 arc: H00L0100 H02E0101 arc: H00R0000 H02E0601 arc: H00R0100 H02E0701 arc: N3_V06N0103 S3_V06N0003 arc: S1_V02S0101 H02W0101 arc: S1_V02S0201 H01E0001 arc: S1_V02S0301 H01E0101 arc: S1_V02S0401 H02E0401 arc: S1_V02S0601 E1_H01W0000 arc: V00B0000 W1_H02E0401 arc: V00B0100 V02N0301 arc: V00T0000 V02N0401 arc: W1_H02W0101 V01N0101 arc: W1_H02W0201 V01N0001 arc: A1 H00R0000 arc: A5 H02E0701 arc: B1 V02N0101 arc: B5 H02E0101 arc: B6 V00T0000 arc: B7 V00B0000 arc: C0 H00L0100 arc: C1 H00R0100 arc: C5 H02E0601 arc: C6 V02N0201 arc: C7 V02N0201 arc: CLK0 G_HPBX0100 arc: D0 V00T0100 arc: D1 V02N0001 arc: D5 V02N0601 arc: D6 S1_V02N0601 arc: D7 S1_V02N0401 arc: E1_H02E0501 F5 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H01W0000 F1 arc: M6 V00B0100 arc: MUXCLK3 CLK0 arc: N3_V06N0303 Q6 arc: S1_V02S0701 F5 arc: S3_V06S0003 F0 arc: S3_V06S0103 F1 arc: V00T0100 F1 arc: W3_H06W0103 F1 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1111111011111111 word: SLICEA.K0.INIT 0000111100000000 word: SLICEA.K1.INIT 0100000000000000 word: SLICED.K0.INIT 1111111100000011 word: SLICED.K1.INIT 1111111100001100 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX INV enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 .tile R32C29:PLC2 arc: H00R0100 H02E0501 arc: V00T0000 W1_H02E0001 arc: W1_H02W0101 V06S0103 arc: W1_H02W0701 V01N0101 arc: CE1 H00R0100 arc: CLK0 G_HPBX0100 arc: H01W0000 Q2 arc: LSR1 W1_H02E0501 arc: M2 V00T0000 arc: MUXCLK1 CLK0 arc: MUXLSR1 LSR1 arc: S1_V02S0001 Q2 arc: W1_H02W0201 Q2 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R32C32:PLC2 arc: N3_V06N0303 S3_V06N0203 .tile R32C7:PLC2 arc: N3_V06N0303 S3_V06N0203 .tile R32C8:PLC2 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0303 S3_V06N0203 .tile R33C10:PLC2 arc: N3_V06N0003 S1_V02N0001 .tile R33C11:PLC2 arc: N3_V06N0003 S3_V06N0303 .tile R33C12:PLC2 arc: N3_V06N0303 S3_V06N0203 .tile R33C13:PLC2 arc: N3_V06N0103 S3_V06N0003 .tile R33C16:PLC2 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0303 S3_V06N0303 .tile R33C17:PLC2 arc: N1_V02N0101 S1_V02N0101 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S3_V06N0303 .tile R33C18:PLC2 arc: N1_V02N0701 S3_V06N0203 arc: N3_V06N0203 S1_V02N0401 .tile R33C19:PLC2 arc: N3_V06N0203 S3_V06N0103 .tile R33C20:PLC2 arc: E1_H02E0101 S1_V02N0101 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S3_V06N0203 .tile R33C21:PLC2 arc: S3_V06S0203 E3_H06W0203 arc: V00T0000 H02W0001 arc: CE1 H02E0101 arc: CE2 H02E0101 arc: CE3 H02E0101 arc: CLK0 G_HPBX0000 arc: E1_H02E0601 Q6 arc: M2 V00B0000 arc: M4 V00T0000 arc: M6 N1_V01N0101 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q2 arc: V00B0000 Q4 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R33C22:PLC2 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0203 arc: CE0 W1_H02E0101 arc: CE1 W1_H02E0101 arc: CE2 W1_H02E0101 arc: CE3 W1_H02E0101 arc: CLK0 G_HPBX0000 arc: E1_H02E0601 Q6 arc: M0 H02W0601 arc: M2 H02E0601 arc: M4 V00T0000 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: V00B0000 Q4 arc: V00T0000 Q2 arc: W1_H02W0001 Q0 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R33C23:PLC2 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0203 arc: V00B0100 V02N0101 arc: CE0 E1_H02W0101 arc: CE1 E1_H02W0101 arc: CE2 E1_H02W0101 arc: CE3 E1_H02W0101 arc: CLK0 G_HPBX0000 arc: M0 V00B0000 arc: M2 V00B0100 arc: M4 V00T0000 arc: M6 N1_V01N0101 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q0 arc: V00B0000 Q4 arc: V00T0000 Q2 arc: W1_H02W0601 Q6 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R33C24:PLC2 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0303 S3_V06N0303 arc: V00B0000 W1_H02E0601 arc: V00T0100 N1_V02S0501 arc: CE1 E1_H02W0101 arc: CE2 E1_H02W0101 arc: CLK0 G_HPBX0000 arc: M2 V00T0100 arc: M4 V00B0000 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V02N0601 Q4 arc: S1_V02S0201 Q2 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R33C25:PLC2 arc: H00R0100 H02W0501 arc: N1_V02N0601 H06W0303 arc: N3_V06N0203 S3_V06N0203 arc: V00B0100 N1_V02S0301 arc: V00T0000 V02S0601 arc: W1_H02W0101 S1_V02N0101 arc: CE1 H00R0100 arc: CE2 H00R0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0100 arc: E1_H01E0101 Q2 arc: E1_H02E0601 Q6 arc: LSR0 E1_H02W0501 arc: LSR1 E1_H02W0501 arc: M2 V00B0100 arc: M4 E1_H01E0101 arc: M6 V00T0000 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR1 LSR1 arc: MUXLSR2 LSR1 arc: MUXLSR3 LSR0 arc: V01S0100 Q4 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET SET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET SET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET SET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R33C26:PLC2 arc: E1_H02E0101 E1_H01W0100 arc: E1_H02E0401 E1_H01W0000 arc: E1_H02E0501 E1_H01W0100 arc: E1_H02E0601 E1_H01W0000 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0701 S3_V06N0203 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0501 E1_H02W0501 arc: V00B0000 S1_V02N0001 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0501 E1_H02W0501 arc: CE0 E1_H02W0101 arc: CE1 E1_H02W0101 arc: CE3 E1_H02W0101 arc: CLK0 G_HPBX0100 arc: LSR0 H02W0501 arc: LSR1 H02W0501 arc: M0 H02E0601 arc: M2 V00T0000 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR1 LSR1 arc: MUXLSR3 LSR0 arc: N1_V02N0601 Q6 arc: S1_V02S0201 Q2 arc: V00T0000 Q0 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET SET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET SET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET SET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R33C27:PLC2 arc: E1_H02E0301 N1_V01S0100 arc: E1_H02E0401 E1_H01W0000 arc: H00R0000 H02E0401 arc: N1_V02N0101 E1_H01W0100 arc: N1_V02N0501 E1_H01W0100 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0203 S1_V02N0401 arc: N3_V06N0303 S3_V06N0203 arc: V00B0000 H02W0401 arc: V00B0100 V02S0101 arc: W1_H02W0501 N1_V01S0100 arc: A0 H02E0501 arc: A1 H02E0501 arc: A2 V00B0000 arc: A3 V00B0000 arc: A4 V00T0000 arc: A5 V00T0000 arc: A7 H00R0000 arc: B0 V02N0301 arc: B1 V02N0301 arc: B2 V02S0101 arc: B3 V02S0101 arc: B4 H02E0101 arc: B5 H02E0101 arc: B6 S1_V02N0501 arc: B7 H02E0101 arc: C0 H02E0601 arc: C1 H02E0401 arc: C2 H00L0000 arc: C3 H00L0000 arc: C4 Q4 arc: C5 E1_H01E0101 arc: C6 S1_V02N0001 arc: C7 E1_H01E0101 arc: CE3 V02S0601 arc: CLK0 G_HPBX0100 arc: D0 V00B0100 arc: D1 V00B0100 arc: D2 V01S0100 arc: D3 V01S0100 arc: D4 E1_H02W0201 arc: D5 E1_H02W0201 arc: D6 H00R0100 arc: D7 E1_H01W0100 arc: E1_H01E0001 F7 arc: E1_H01E0101 Q4 arc: E1_H02E0001 Q0 arc: E1_H02E0201 Q2 arc: E1_H02E0601 Q4 arc: E1_H02E0701 F7 arc: F0 F5A_SLICE arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q0 arc: H00R0100 F7 arc: H01W0000 Q2 arc: H01W0100 Q0 arc: M0 V00B0000 arc: M2 H02E0601 arc: M4 H02W0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q2 arc: N1_V01N0101 Q0 arc: N1_V02N0201 Q0 arc: N1_V02N0401 Q4 arc: S1_V02S0401 Q6 arc: S3_V06S0203 F7 arc: V00T0000 Q2 arc: V01S0000 Q2 arc: V01S0100 Q4 arc: W3_H06W0203 F7 word: SLICEA.K0.INIT 1110000010101010 word: SLICEA.K1.INIT 0100010000011100 word: SLICEB.K0.INIT 1100000010100000 word: SLICEB.K1.INIT 0100111101110111 word: SLICEC.K0.INIT 1111000011100000 word: SLICEC.K1.INIT 1110101101110000 word: SLICED.K0.INIT 1100110011110000 word: SLICED.K1.INIT 0100000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 .tile R33C28:PLC2 arc: E1_H02E0201 H01E0001 arc: E1_H02E0701 V02S0701 arc: H00L0000 H02E0001 arc: H00R0100 H02E0701 arc: N1_V02N0101 H01E0101 arc: N1_V02N0301 E1_H01W0100 arc: N1_V02N0601 H02E0601 arc: N3_V06N0003 S3_V06N0303 arc: S1_V02S0201 H01E0001 arc: S3_V06S0003 H01E0001 arc: V00B0000 H02E0601 arc: V00B0100 V02S0101 arc: W1_H02W0101 E1_H01W0100 arc: W1_H02W0501 E1_H01W0100 arc: W3_H06W0303 E1_H01W0100 arc: A0 H00R0000 arc: A4 W1_H02E0501 arc: A5 W1_H02E0501 arc: A7 S1_V02N0101 arc: B0 V00B0000 arc: B1 V02N0301 arc: B2 E1_H02W0101 arc: B3 V02S0301 arc: B4 H00R0000 arc: B5 H00R0000 arc: B6 V02N0501 arc: B7 V00T0000 arc: C0 H00L0000 arc: C1 H02W0601 arc: C2 V02S0601 arc: C3 E1_H01W0000 arc: C4 V00B0100 arc: C5 V00B0100 arc: C6 E1_H01E0101 arc: C7 F6 arc: CE0 V02S0201 arc: CE1 V02S0201 arc: CLK0 G_HPBX0100 arc: D0 H02E0201 arc: D1 F0 arc: D2 E1_H02W0201 arc: D3 F0 arc: D4 V00B0000 arc: D5 V00B0000 arc: D6 V02S0401 arc: D7 H00R0100 arc: E1_H01E0101 F0 arc: E1_H02E0301 Q1 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0000 Q4 arc: H01W0000 Q3 arc: H01W0100 Q4 arc: M4 W1_H02E0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0001 F0 arc: N1_V01N0101 Q1 arc: N1_V02N0001 F2 arc: N1_V02N0201 F2 arc: N1_V02N0401 F6 arc: V00T0000 F2 arc: V01S0000 F7 arc: V01S0100 Q3 arc: W1_H02W0401 Q4 word: SLICED.K0.INIT 0011000000111111 word: SLICED.K1.INIT 1000100000001100 word: SLICEA.K0.INIT 0000000100000000 word: SLICEA.K1.INIT 1100110011110000 word: SLICEB.K0.INIT 1100000000000000 word: SLICEB.K1.INIT 1100110011110000 word: SLICEC.K0.INIT 0001101111000111 word: SLICEC.K1.INIT 1011111100110000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ .tile R33C29:PLC2 arc: H00L0000 V02S0001 arc: H00R0100 H02E0701 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0701 W1_H02E0701 arc: V00B0100 V02N0301 arc: V00T0100 H02E0301 arc: W1_H02W0201 S1_V02N0201 arc: A2 V00B0000 arc: B2 H00L0000 arc: C2 H00L0100 arc: C3 N1_V01N0001 arc: CE0 H00R0100 arc: CE2 H00R0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0100 arc: D2 H02E0201 arc: D3 V01S0100 arc: E1_H01E0001 F3 arc: E1_H01E0101 Q4 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: H00L0100 F3 arc: H01W0000 Q4 arc: H01W0100 F2 arc: LSR1 W1_H02E0301 arc: M0 V00B0100 arc: M4 W1_H02E0401 arc: M6 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR2 LSR1 arc: MUXLSR3 LSR1 arc: N1_V01N0001 Q6 arc: N1_V01N0101 Q0 arc: N1_V02N0001 F2 arc: S1_V02S0301 F3 arc: S1_V02S0601 Q4 arc: V00B0000 Q4 arc: V01S0100 Q0 arc: W1_H02W0601 Q6 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0010000000000000 word: SLICEB.K1.INIT 0000000000001111 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET SET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 .tile R33C30:PLC2 arc: N3_V06N0003 S3_V06N0003 arc: W1_H02W0101 H01E0101 arc: W1_H02W0201 H01E0001 .tile R33C31:PLC2 arc: N3_V06N0303 S3_V06N0303 .tile R33C32:PLC2 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0203 .tile R33C33:PLC2 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0203 S3_V06N0103 .tile R33C34:PLC2 arc: N3_V06N0203 S3_V06N0103 .tile R33C36:PLC2 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0203 S3_V06N0103 .tile R33C3:PLC2 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0203 .tile R33C41:PLC2 arc: N3_V06N0003 S3_V06N0303 .tile R33C4:PLC2 arc: N3_V06N0303 S3_V06N0303 .tile R33C5:PLC2 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0203 S3_V06N0103 .tile R33C6:PLC2 arc: N3_V06N0303 S3_V06N0203 .tile R35C10:PLC2 arc: N1_V02N0001 S3_V06N0003 .tile R35C11:PLC2 arc: N3_V06N0003 S1_V02N0301 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 S3_V06N0303 .tile R35C12:PLC2 arc: S1_V02S0301 S3_V06N0003 .tile R35C13:PLC2 arc: N3_V06N0303 S3_V06N0303 .tile R35C14:PLC2 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0201 S3_V06N0103 .tile R35C15:PLC2 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0303 S3_V06N0203 .tile R35C16:PLC2 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0203 S3_V06N0203 arc: V01S0000 S3_V06N0103 .tile R35C17:PLC2 arc: N1_V02N0101 S3_V06N0103 arc: N3_V06N0003 S3_V06N0303 .tile R35C18:PLC2 arc: N1_V02N0401 S3_V06N0203 arc: N3_V06N0003 S3_V06N0303 arc: S1_V02S0201 S3_V06N0103 .tile R35C19:PLC2 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0303 S3_V06N0203 .tile R35C20:PLC2 arc: N1_V02N0101 S1_V02N0101 .tile R35C21:PLC2 arc: N3_V06N0103 S3_V06N0103 arc: S1_V02S0201 H06W0103 .tile R35C22:PLC2 arc: N3_V06N0103 S1_V02N0101 arc: S1_V02S0201 E1_H02W0201 .tile R35C23:PLC2 arc: N3_V06N0203 S3_V06N0203 .tile R35C24:PLC2 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0301 N1_V02S0201 arc: W1_H02W0201 S3_V06N0103 arc: W3_H06W0103 S3_V06N0103 .tile R35C25:PLC2 arc: N1_V02N0101 H02W0101 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0203 S3_V06N0203 .tile R35C26:PLC2 arc: H00R0100 N1_V02S0501 arc: N1_V02N0101 S1_V02N0101 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0103 arc: V00B0000 N1_V02S0201 arc: V00B0100 H02W0701 arc: W1_H02W0101 S1_V02N0101 arc: CE1 H00R0100 arc: CE2 H00R0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0100 arc: LSR1 V00B0100 arc: M2 N1_V01N0001 arc: M4 V00B0000 arc: M6 N1_V01N0101 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR1 LSR1 arc: MUXLSR2 LSR1 arc: MUXLSR3 LSR1 arc: N1_V01N0001 Q6 arc: N1_V01N0101 Q4 arc: N1_V02N0001 Q2 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET SET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET SET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET SET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R35C27:PLC2 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0501 S1_V02N0501 arc: V00T0000 N1_V02S0401 arc: W1_H02W0701 V06S0203 arc: CE3 H02W0101 arc: CLK0 G_HPBX0100 arc: E1_H02E0401 Q6 arc: LSR1 H02W0301 arc: M6 V00T0000 arc: MUXCLK3 CLK0 arc: MUXLSR3 LSR1 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R35C28:PLC2 arc: H00R0000 H02E0401 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0303 S3_V06N0203 arc: W1_H02W0101 V06S0103 arc: W1_H02W0301 V06S0003 arc: B3 H00R0000 arc: C3 V02N0401 arc: CE1 V02N0201 arc: CLK0 G_HPBX0100 arc: D3 N1_V02S0201 arc: F3 F3_SLICE arc: MUXCLK1 CLK0 arc: N1_V02N0101 Q3 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1100110011110000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 .tile R35C29:PLC2 arc: H00L0100 V02S0101 arc: N1_V02N0201 N3_V06S0103 arc: V00B0100 N1_V02S0301 arc: V00T0000 N1_V02S0601 arc: A5 V00T0000 arc: B5 N1_V02S0701 arc: C5 V00B0100 arc: CE2 H00R0100 arc: CLK0 G_HPBX0100 arc: D4 V00B0000 arc: D5 H00L0100 arc: E1_H02E0401 Q4 arc: E1_H02E0701 F5 arc: F4 F4_SLICE arc: F5 F5_SLICE arc: H00R0100 F5 arc: MUXCLK2 CLK0 arc: V00B0000 Q4 word: SLICEC.K0.INIT 0000000011111111 word: SLICEC.K1.INIT 0100000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 .tile R35C30:PLC2 arc: V01S0000 S3_V06N0103 arc: CLK0 G_HPBX0000 arc: E1_H02E0201 Q0 arc: M0 V00B0000 arc: M6 H02E0401 arc: MUXCLK0 CLK0 arc: MUXCLK3 CLK0 arc: V00B0000 Q6 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R35C31:PLC2 arc: H00R0100 W1_H02E0701 arc: V00T0000 H02W0201 arc: CE0 H00R0100 arc: CE2 H00R0100 arc: CLK0 G_HPBX0100 arc: M0 E1_H02W0601 arc: M4 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0101 Q0 arc: S1_V02S0601 Q4 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R35C32:PLC2 arc: N3_V06N0103 S3_V06N0003 arc: S1_V02S0201 W1_H02E0201 arc: V00T0000 W1_H02E0201 arc: W1_H02W0201 N3_V06S0103 arc: CLK0 G_HPBX0000 arc: M2 V00T0000 arc: MUXCLK1 CLK0 arc: S1_V02S0001 Q2 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R35C33:PLC2 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0303 S3_V06N0203 arc: W1_H02W0601 S1_V02N0601 .tile R35C34:PLC2 arc: N3_V06N0103 S3_V06N0103 .tile R35C35:PLC2 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0303 S3_V06N0203 .tile R35C36:PLC2 arc: N3_V06N0203 S3_V06N0203 .tile R35C37:PLC2 arc: N3_V06N0103 S3_V06N0003 .tile R35C38:PLC2 arc: N3_V06N0003 S3_V06N0303 .tile R35C39:PLC2 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0203 .tile R35C3:PLC2 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0203 .tile R35C40:PLC2 arc: N3_V06N0103 S3_V06N0103 .tile R35C41:PLC2 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0203 S3_V06N0103 .tile R35C42:PLC2 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S3_V06N0203 .tile R35C43:PLC2 arc: N3_V06N0103 S3_V06N0103 .tile R35C44:PLC2 arc: N3_V06N0003 S3_V06N0303 .tile R35C5:PLC2 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0203 .tile R35C6:PLC2 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0203 S3_V06N0103 .tile R35C7:PLC2 arc: N3_V06N0203 S3_V06N0203 .tile R35C8:PLC2 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0003 .tile R35C9:PLC2 arc: N3_V06N0003 S3_V06N0303 .tile R36C12:PLC2 arc: S1_V02S0501 S3_V06N0303 .tile R36C13:PLC2 arc: E1_H02E0201 V02N0201 arc: N3_V06N0003 S3_V06N0303 arc: S1_V02S0701 H06W0203 .tile R36C14:PLC2 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0201 H02E0201 arc: S1_V02S0401 E1_H02W0401 arc: S1_V02S0501 S3_V06N0303 .tile R36C15:PLC2 arc: N3_V06N0103 S3_V06N0003 arc: S1_V02S0401 H02W0401 .tile R36C16:PLC2 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0203 S3_V06N0103 arc: S3_V06S0203 N1_V01S0000 arc: W1_H02W0401 S3_V06N0203 arc: W3_H06W0203 S3_V06N0203 .tile R36C17:PLC2 arc: E1_H02E0101 E1_H01W0100 arc: N3_V06N0103 S3_V06N0103 .tile R36C18:PLC2 arc: H00R0000 H02W0401 arc: N3_V06N0103 S3_V06N0103 arc: S3_V06S0103 N3_V06S0103 arc: V00B0000 H02W0401 arc: B2 E1_H01W0100 arc: B3 H00L0000 arc: B6 H02E0101 arc: B7 V01S0000 arc: C2 V02N0401 arc: C3 V02N0601 arc: C6 V02N0001 arc: C7 E1_H02W0601 arc: CE1 E1_H02W0101 arc: CE3 E1_H02W0101 arc: CLK0 G_HPBX0100 arc: D2 H00R0000 arc: D3 H00R0000 arc: D6 V00B0000 arc: D7 V00B0000 arc: E1_H02E0701 Q7 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: H01W0100 Q3 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: V01S0000 Q6 word: SLICED.K0.INIT 1100110011110000 word: SLICED.K1.INIT 1100110011110000 word: SLICEB.K0.INIT 1100110011110000 word: SLICEB.K1.INIT 1100110011110000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 .tile R36C19:PLC2 arc: H00R0100 H02E0701 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0203 arc: V00B0000 E1_H02W0401 arc: V00B0100 E1_H02W0701 arc: V01S0100 S3_V06N0303 arc: W1_H02W0401 E1_H02W0401 arc: B2 H00R0100 arc: B3 H00L0000 arc: B6 E1_H02W0101 arc: B7 V01S0000 arc: C2 S1_V02N0401 arc: C3 S1_V02N0601 arc: C6 S1_V02N0001 arc: C7 V01N0101 arc: CE1 H02W0101 arc: CE3 H02W0101 arc: CLK0 G_HPBX0100 arc: D2 V00B0100 arc: D3 V00B0100 arc: D6 V00B0000 arc: D7 V00B0000 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: H01W0100 Q7 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: S1_V02S0301 Q3 arc: V01S0000 Q6 word: SLICEB.K0.INIT 1100110011110000 word: SLICEB.K1.INIT 1100110011110000 word: SLICED.K0.INIT 1100110011110000 word: SLICED.K1.INIT 1100110011110000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 .tile R36C20:PLC2 arc: N3_V06N0003 S3_V06N0003 arc: S1_V02S0401 H02W0401 arc: W1_H02W0101 E1_H02W0101 arc: W1_H02W0601 E1_H01W0000 .tile R36C21:PLC2 arc: H00L0000 V02S0201 arc: V00B0100 S1_V02N0101 arc: W1_H02W0101 V01N0101 arc: W1_H02W0401 V06S0203 arc: W1_H02W0701 V06S0203 arc: CE2 H00L0000 arc: CLK0 G_HPBX0000 arc: H01W0000 Q4 arc: M4 V00B0100 arc: MUXCLK2 CLK0 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R36C22:PLC2 arc: W1_H02W0101 S1_V02N0101 .tile R36C23:PLC2 arc: N1_V02N0101 E1_H01W0100 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0101 S3_V06N0103 .tile R36C24:PLC2 arc: CE1 V02N0201 arc: CE2 E1_H02W0101 arc: CLK0 G_HPBX0000 arc: H01W0100 Q2 arc: M2 V00B0000 arc: M4 H02W0401 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: V00B0000 Q4 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R36C25:PLC2 arc: CE1 H02W0101 arc: CE2 H02W0101 arc: CLK0 G_HPBX0000 arc: M2 E1_H02W0601 arc: M4 V00T0000 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: V00T0000 Q2 arc: W1_H02W0401 Q4 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R36C26:PLC2 arc: E1_H02E0001 S1_V02N0001 arc: W1_H02W0101 V02N0101 .tile R36C27:PLC2 arc: E1_H02E0401 V06S0203 arc: S1_V02S0001 H02W0001 arc: S1_V02S0101 V01N0101 arc: S1_V02S0301 S3_V06N0003 arc: W1_H02W0601 E1_H02W0601 .tile R36C28:PLC2 arc: H00R0100 E1_H02W0501 arc: N1_V02N0201 S1_V02N0201 arc: S1_V02S0401 H02E0401 arc: V00B0000 E1_H02W0401 arc: V00T0000 W1_H02E0001 arc: W1_H02W0001 V06S0003 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: LSR1 V00B0000 arc: M6 V00T0000 arc: MUXCLK3 CLK0 arc: MUXLSR3 LSR1 arc: N1_V02N0401 Q6 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET SET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R36C29:PLC2 arc: H00R0100 V02N0701 arc: V00T0000 H02W0001 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: M6 V00T0000 arc: MUXCLK3 CLK0 arc: W1_H02W0601 Q6 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R36C2:PLC2 arc: S1_V02S0501 E1_H02W0501 .tile R36C30:PLC2 arc: E1_H02E0301 S1_V02N0301 arc: H00R0100 V02N0701 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0203 arc: V00T0000 H02W0001 arc: W1_H02W0401 N1_V01S0000 arc: W1_H02W0501 E1_H02W0401 arc: CE1 H00R0100 arc: CLK0 G_HPBX0000 arc: M2 V00T0000 arc: MUXCLK1 CLK0 arc: W1_H02W0001 Q2 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R36C31:PLC2 arc: H00R0100 V02N0701 arc: N3_V06N0203 S3_V06N0203 arc: V00B0000 V02N0001 arc: V00T0000 V02S0601 arc: V00T0100 N1_V02S0501 arc: CE0 H00R0100 arc: CLK0 G_HPBX0000 arc: E1_H02E0001 Q2 arc: M0 V00B0000 arc: M2 V00T0000 arc: M4 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: S1_V02S0601 Q4 arc: S3_V06S0103 Q2 arc: W1_H02W0001 Q0 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R36C32:PLC2 arc: V00B0000 V02S0201 arc: A1 E1_H01E0001 arc: A3 E1_H01E0001 arc: B0 V00T0000 arc: B1 V00T0000 arc: B3 H00L0000 arc: B7 V01S0000 arc: C0 H00L0000 arc: C1 H00L0000 arc: C2 N1_V01N0001 arc: C3 N1_V01N0001 arc: C6 V02S0001 arc: C7 V01N0101 arc: CE0 H00R0100 arc: CE1 H00R0100 arc: CLK0 G_HPBX0000 arc: D0 H02E0001 arc: D1 H02E0001 arc: D2 H02E0001 arc: D3 H02E0001 arc: D6 V00B0000 arc: D7 H02E0001 arc: E1_H01E0001 Q1 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q0 arc: H00R0100 F7 arc: LSR0 W1_H02E0301 arc: LSR1 W1_H02E0301 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR0 arc: MUXLSR1 LSR1 arc: MUXLSR3 LSR1 arc: N1_V01N0001 Q2 arc: S1_V02S0301 F3 arc: S1_V02S0401 Q6 arc: S3_V06S0303 Q6 arc: V00T0000 Q2 arc: V01S0000 Q6 arc: W1_H02W0401 Q6 word: SLICEA.K0.INIT 0000000000111100 word: SLICEA.K1.INIT 0000000001101010 word: SLICED.K0.INIT 0000111111110000 word: SLICED.K1.INIT 1100110000001100 word: SLICEB.K0.INIT 0000000000001111 word: SLICEB.K1.INIT 0000000001111111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 .tile R36C34:PLC2 arc: N3_V06N0103 S3_V06N0103 .tile R36C37:PLC2 arc: N3_V06N0103 S3_V06N0003 .tile R36C40:PLC2 arc: N3_V06N0103 S3_V06N0003 .tile R36C43:PLC2 arc: N3_V06N0003 S3_V06N0003 .tile R36C4:PLC2 arc: W1_H02W0501 S3_V06N0303 .tile R36C6:PLC2 arc: S1_V02S0101 H06W0103 arc: S1_V02S0201 H06W0103 arc: S1_V02S0401 V01N0001 .tile R36C7:PLC2 arc: S1_V02S0601 E1_H02W0601 .tile R36C8:PLC2 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0401 S3_V06N0203 .tile R36C9:PLC2 arc: W1_H02W0601 S3_V06N0303 arc: W3_H06W0103 S3_V06N0103 .tile R37C10:PLC2 arc: E1_H02E0601 S1_V02N0601 arc: E3_H06E0103 S3_V06N0103 arc: S1_V02S0001 H02W0001 arc: S1_V02S0201 H02W0201 arc: S1_V02S0401 V01N0001 arc: S1_V02S0601 V01N0001 arc: S1_V02S0701 E1_H02W0701 arc: W1_H02W0101 V01N0101 .tile R37C11:PLC2 arc: E1_H02E0101 S3_V06N0103 arc: N1_V02N0301 S1_V02N0301 arc: S1_V02S0101 S3_V06N0103 arc: S1_V02S0401 V01N0001 arc: S1_V02S0601 H02E0601 arc: S1_V02S0701 H06E0203 arc: S3_V06S0003 E3_H06W0003 arc: S3_V06S0103 E3_H06W0103 arc: W1_H02W0001 S3_V06N0003 arc: W1_H02W0201 S3_V06N0103 .tile R37C12:PLC2 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0301 E1_H01W0100 arc: E1_H02E0401 V02N0401 arc: E1_H02E0601 V06N0303 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0103 arc: S1_V02S0001 H02W0001 arc: S1_V02S0201 V01N0001 arc: S1_V02S0301 N1_V02S0301 arc: S1_V02S0601 E1_H02W0601 arc: V00B0000 W1_H02E0601 arc: W1_H02W0701 S3_V06N0203 arc: W3_H06W0103 S3_V06N0103 arc: C7 V02N0201 arc: D7 V00B0000 arc: E1_H01E0101 F7 arc: F7 F7_SLICE word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000111111110000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 .tile R37C13:PLC2 arc: E1_H02E0001 V02N0001 arc: E1_H02E0301 S1_V02N0301 arc: N1_V02N0201 S3_V06N0103 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 V01N0001 arc: S1_V02S0201 E1_H01W0000 arc: S1_V02S0401 E1_H02W0401 arc: S1_V02S0501 H01E0101 arc: S1_V02S0701 V01N0101 arc: V00B0000 H02W0401 arc: V00T0000 S1_V02N0401 arc: V00T0100 V02S0701 arc: W1_H02W0001 S3_V06N0003 arc: A5 V00B0000 arc: A7 H00L0000 arc: B1 H01W0100 arc: B4 S1_V02N0501 arc: B5 E1_H02W0101 arc: B7 H02E0301 arc: C0 N1_V01N0001 arc: C1 H00L0100 arc: C2 H02E0601 arc: C3 V02N0601 arc: C4 H02W0401 arc: C5 V00T0000 arc: C7 E1_H01E0101 arc: CE0 W1_H02E0101 arc: CE3 W1_H02E0101 arc: CLK0 G_HPBX0000 arc: D0 S1_V02N0001 arc: D1 V01S0100 arc: D2 V00T0100 arc: D3 H02E0001 arc: D4 V02N0601 arc: D5 H02W0201 arc: D6 F2 arc: D7 H00R0100 arc: E1_H01E0101 F3 arc: E1_H02E0401 Q6 arc: E3_H06E0103 Q1 arc: E3_H06E0303 Q6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H00L0000 F2 arc: H00L0100 F3 arc: H00R0100 F5 arc: H01W0100 F4 arc: M6 H02E0401 arc: MUXCLK0 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q1 arc: S3_V06S0303 Q6 arc: V01S0000 F0 arc: V01S0100 F5 arc: W3_H06W0303 Q6 word: SLICEA.K0.INIT 0000111111110000 word: SLICEA.K1.INIT 1111000011111100 word: SLICEC.K0.INIT 0000000011001111 word: SLICEC.K1.INIT 0000000100000101 word: SLICEB.K0.INIT 1111000000000000 word: SLICEB.K1.INIT 1111000000000000 word: SLICED.K0.INIT 1111111100000000 word: SLICED.K1.INIT 1111101011111110 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 .tile R37C14:PLC2 arc: E1_H02E0201 S3_V06N0103 arc: E1_H02E0501 S1_V02N0501 arc: E1_H02E0701 E1_H01W0100 arc: H00L0000 V02N0001 arc: H00R0000 V02N0401 arc: S1_V02S0401 H06W0203 arc: S1_V02S0701 H02W0701 arc: S3_V06S0003 H06W0003 arc: S3_V06S0103 H06W0103 arc: V00B0100 S1_V02N0301 arc: V00T0000 V02N0401 arc: V00T0100 H02E0301 arc: W1_H02W0201 N1_V02S0201 arc: W1_H02W0401 S1_V02N0401 arc: W1_H02W0601 V01N0001 arc: A3 S1_V02N0501 arc: A7 N1_V01N0101 arc: B1 H01W0100 arc: B2 H00L0000 arc: B3 H02W0101 arc: B7 V01S0000 arc: C0 H00L0100 arc: C1 N1_V01N0001 arc: C2 S1_V02N0401 arc: C3 S1_V02N0601 arc: C4 V02S0201 arc: C5 V00T0000 arc: C7 E1_H01E0101 arc: CE0 E1_H02W0101 arc: CE3 E1_H02W0101 arc: CLK0 G_HPBX0000 arc: D0 V00B0100 arc: D1 V01S0100 arc: D2 H00R0000 arc: D3 V02N0201 arc: D4 V02S0401 arc: D5 H02E0001 arc: D6 V00B0000 arc: D7 H02W0001 arc: E1_H01E0001 F3 arc: E1_H01E0101 F5 arc: E3_H06E0103 Q1 arc: E3_H06E0303 Q6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H00L0100 Q1 arc: H01W0000 F0 arc: H01W0100 F2 arc: M6 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F5 arc: N1_V01N0101 F4 arc: S3_V06S0303 Q6 arc: V00B0000 F4 arc: V01S0000 F2 arc: V01S0100 F3 arc: W3_H06W0303 Q6 word: SLICEA.K0.INIT 0000111111110000 word: SLICEA.K1.INIT 1111000011111100 word: SLICEB.K0.INIT 0000000011001111 word: SLICEB.K1.INIT 0000000100000101 word: SLICED.K0.INIT 1111111100000000 word: SLICED.K1.INIT 1111101011111110 word: SLICEC.K0.INIT 1111000000000000 word: SLICEC.K1.INIT 1111000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 .tile R37C15:PLC2 arc: H00R0000 V02S0401 arc: H00R0100 H02E0501 arc: N1_V01N0001 S3_V06N0003 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0201 H02E0201 arc: S1_V02S0401 W1_H02E0401 arc: V00B0000 E1_H02W0401 arc: V00B0100 E1_H02W0701 arc: V00T0100 W1_H02E0301 arc: W1_H02W0001 H01E0001 arc: W1_H02W0101 V02N0101 arc: W1_H02W0701 S3_V06N0203 arc: A3 H02E0501 arc: A7 H02E0701 arc: B2 H00R0100 arc: B3 V02N0101 arc: B5 H00L0000 arc: B7 V00T0000 arc: C0 S1_V02N0401 arc: C1 V02N0401 arc: C2 S1_V02N0601 arc: C3 N1_V01N0001 arc: C4 V02N0001 arc: C5 E1_H01E0101 arc: C7 E1_H01E0101 arc: CE2 H02W0101 arc: CE3 H02W0101 arc: CLK0 G_HPBX0000 arc: D0 H00R0000 arc: D1 S1_V02N0201 arc: D2 V00B0100 arc: D3 E1_H02W0201 arc: D4 V00B0000 arc: D5 H00L0100 arc: D6 F0 arc: D7 H00L0100 arc: E1_H01E0101 F1 arc: E1_H02E0701 Q5 arc: E3_H06E0303 Q6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H00L0000 F2 arc: H00L0100 F3 arc: H01W0100 F0 arc: M6 V00T0100 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: S3_V06S0303 Q6 arc: V00T0000 F2 arc: V01S0000 Q5 arc: V01S0100 Q6 arc: W1_H02W0401 F4 arc: W3_H06W0303 Q6 word: SLICEC.K0.INIT 0000111111110000 word: SLICEC.K1.INIT 1111000011111100 word: SLICEA.K0.INIT 1111000000000000 word: SLICEA.K1.INIT 1111000000000000 word: SLICEB.K0.INIT 0000000011110011 word: SLICEB.K1.INIT 0000000100000101 word: SLICED.K0.INIT 1111111100000000 word: SLICED.K1.INIT 1111101011111110 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 .tile R37C16:PLC2 arc: E3_H06E0203 W3_H06E0103 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0303 S3_V06N0203 arc: W1_H02W0101 S1_V02N0101 .tile R37C17:PLC2 arc: E1_H02E0401 V02N0401 arc: E1_H02E0701 W1_H02E0701 arc: E3_H06E0003 S3_V06N0003 arc: S1_V02S0001 S3_V06N0003 arc: S1_V02S0101 H06E0103 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0601 S3_V06N0303 arc: S3_V06S0003 E3_H06W0003 arc: S3_V06S0103 E3_H06W0103 arc: V01S0000 S3_V06N0103 arc: W1_H02W0201 V02N0201 arc: W1_H02W0401 S1_V02N0401 arc: W1_H02W0701 V02N0701 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0103 E3_H06W0103 arc: W3_H06W0203 S3_V06N0203 .tile R37C18:PLC2 arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0401 V01N0001 arc: H00L0100 S1_V02N0301 arc: N3_V06N0003 S3_V06N0303 arc: S1_V02S0001 E1_H02W0001 arc: S1_V02S0201 N1_V02S0201 arc: S1_V02S0401 S3_V06N0203 arc: S1_V02S0701 H02E0701 arc: V00T0000 S1_V02N0601 arc: V00T0100 S1_V02N0501 arc: CE1 H00L0100 arc: CE2 H00L0100 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: M2 V00T0000 arc: M4 V00T0100 arc: M6 H02E0401 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V02N0001 Q2 arc: N1_V02N0401 Q4 arc: N1_V02N0601 Q6 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R37C19:PLC2 arc: E1_H02E0101 E1_H01W0100 arc: E1_H02E0301 V02S0301 arc: E3_H06E0003 W3_H06E0303 arc: H00L0100 H02E0301 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0101 W3_H06E0103 arc: S1_V02S0301 N1_V01S0100 arc: S3_V06S0303 W3_H06E0303 arc: V00B0000 S1_V02N0001 arc: V00T0000 S1_V02N0601 arc: W1_H02W0201 V02N0201 arc: CE0 H00L0100 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: M0 V00B0000 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q6 arc: V01S0000 Q0 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R37C20:PLC2 arc: E3_H06E0303 W3_H06E0303 arc: H00R0000 V02S0401 arc: N1_V02N0101 E3_H06W0103 arc: N3_V06N0203 S3_V06N0203 arc: S3_V06S0003 H06W0003 arc: S3_V06S0103 H06W0103 arc: W1_H02W0001 S3_V06N0003 arc: B0 H00R0100 arc: B1 V00T0000 arc: B2 V02N0301 arc: B3 H00L0000 arc: B4 H02E0301 arc: B5 V01S0000 arc: B6 H02E0101 arc: B7 V00B0000 arc: C0 S1_V02N0601 arc: C1 V02N0601 arc: C2 V02N0401 arc: C3 W1_H02E0401 arc: C4 V02N0001 arc: C5 V02N0201 arc: C6 V01N0101 arc: C7 S1_V02N0201 arc: CE0 E1_H02W0101 arc: CE1 E1_H02W0101 arc: CE2 E1_H02W0101 arc: CE3 E1_H02W0101 arc: CLK0 G_HPBX0100 arc: D0 H00R0000 arc: D1 H00R0000 arc: D2 H00R0000 arc: D3 H00R0000 arc: D4 V02S0401 arc: D5 V02S0401 arc: D6 V02S0401 arc: D7 V02S0401 arc: E3_H06E0103 Q1 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: H00R0100 Q7 arc: H01W0100 Q3 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: V00B0000 Q6 arc: V00T0000 Q0 arc: V01S0000 Q4 arc: V01S0100 Q5 word: SLICEC.K0.INIT 1100110011110000 word: SLICEC.K1.INIT 1100110011110000 word: SLICEA.K0.INIT 1100110011110000 word: SLICEA.K1.INIT 1100110011110000 word: SLICEB.K0.INIT 1100110011110000 word: SLICEB.K1.INIT 1100110011110000 word: SLICED.K0.INIT 1100110011110000 word: SLICED.K1.INIT 1100110011110000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 .tile R37C21:PLC2 arc: E3_H06E0303 W3_H06E0303 arc: H00R0000 H02W0401 arc: S1_V02S0601 S3_V06N0303 arc: S3_V06S0303 W3_H06E0303 arc: V00T0100 S1_V02N0701 arc: V01S0000 S3_V06N0103 arc: B2 H00R0000 arc: B3 H00L0000 arc: C2 V02N0601 arc: C3 V02N0401 arc: CE1 H02W0101 arc: CLK0 G_HPBX0100 arc: D2 V00T0100 arc: D3 V00T0100 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: H00L0000 Q2 arc: MUXCLK1 CLK0 arc: N1_V01N0101 Q3 word: SLICEB.K0.INIT 1100110011110000 word: SLICEB.K1.INIT 1100110011110000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 .tile R37C22:PLC2 arc: N1_V02N0101 S1_V02N0101 arc: N3_V06N0103 S1_V02N0201 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 S3_V06N0003 arc: S1_V02S0201 H06W0103 arc: S1_V02S0501 V01N0101 arc: S1_V02S0601 H02W0601 arc: S1_V02S0701 W3_H06E0203 arc: V00T0000 S1_V02N0401 arc: W1_H02W0101 V02N0101 arc: W1_H02W0401 E3_H06W0203 arc: CE0 N1_V02S0201 arc: CLK0 G_HPBX0000 arc: E3_H06E0003 Q0 arc: M0 V00T0000 arc: MUXCLK0 CLK0 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R37C23:PLC2 arc: E1_H02E0201 S1_V02N0201 arc: E1_H02E0301 W3_H06E0003 arc: N3_V06N0003 S3_V06N0003 arc: S1_V02S0101 S3_V06N0103 arc: S1_V02S0601 E1_H02W0601 arc: S3_V06S0303 H06E0303 arc: V00B0000 S1_V02N0001 arc: V00T0000 S1_V02N0601 arc: V01S0000 S3_V06N0103 arc: V01S0100 S3_V06N0303 arc: W1_H02W0601 E1_H02W0601 arc: CLK0 G_HPBX0000 arc: LSR0 H02W0301 arc: LSR1 H02W0301 arc: M0 V00B0000 arc: M2 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXLSR0 LSR0 arc: MUXLSR1 LSR1 arc: S3_V06S0003 Q0 arc: S3_V06S0103 Q2 arc: W3_H06W0003 Q0 arc: W3_H06W0103 Q2 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R37C24:PLC2 arc: E1_H02E0401 V01N0001 arc: E1_H02E0601 S3_V06N0303 arc: N1_V02N0201 E1_H02W0201 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0101 V01N0101 arc: S1_V02S0201 H02E0201 arc: V00B0100 N1_V02S0301 arc: V01S0000 S3_V06N0103 arc: V01S0100 S3_V06N0303 arc: W1_H02W0301 S1_V02N0301 arc: CE3 E1_H02W0101 arc: CLK0 G_HPBX0000 arc: E3_H06E0303 Q6 arc: M6 V00B0100 arc: MUXCLK3 CLK0 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R37C25:PLC2 arc: E3_H06E0103 W3_H06E0003 arc: H00L0000 W1_H02E0201 arc: S1_V02S0301 W1_H02E0301 arc: S1_V02S0401 S3_V06N0203 arc: S3_V06S0003 W3_H06E0003 arc: V00T0100 H02W0301 arc: W1_H02W0601 S3_V06N0303 arc: W3_H06W0103 E1_H02W0101 arc: CE1 H00L0000 arc: CLK0 G_HPBX0000 arc: M2 V00T0100 arc: MUXCLK1 CLK0 arc: V01S0000 Q2 arc: V01S0100 Q2 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R37C26:PLC2 arc: E1_H02E0101 W3_H06E0103 arc: H00R0000 W1_H02E0601 arc: N1_V02N0101 E3_H06W0103 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 E3_H06W0103 arc: S1_V02S0101 S3_V06N0103 arc: S3_V06S0103 E3_H06W0103 arc: S3_V06S0303 W3_H06E0303 arc: V00T0100 V02N0701 arc: W1_H02W0101 E3_H06W0103 arc: W1_H02W0201 E3_H06W0103 arc: W1_H02W0301 S3_V06N0003 arc: W3_H06W0103 E3_H06W0103 arc: C3 V02N0601 arc: CE2 H02W0101 arc: CE3 H02W0101 arc: CLK0 G_HPBX0000 arc: D3 H00R0000 arc: E1_H02E0401 Q4 arc: E1_H02E0601 Q6 arc: F3 F3_SLICE arc: M4 W1_H02E0401 arc: M6 V00T0100 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: S1_V02S0301 F3 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000111100000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 .tile R37C27:PLC2 arc: E1_H02E0601 S1_V02N0601 arc: H00L0000 V02N0201 arc: H00R0100 S1_V02N0701 arc: N1_V02N0501 E1_H01W0100 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0303 S3_V06N0203 arc: S3_V06S0303 W3_H06E0303 arc: V00T0100 H02W0301 arc: V01S0000 N3_V06S0103 arc: W1_H02W0101 S1_V02N0101 arc: B0 V02N0101 arc: B1 V00T0000 arc: B2 V02S0101 arc: B3 H01W0100 arc: B4 V01S0000 arc: B5 H00R0000 arc: B6 V00B0100 arc: B7 V00B0000 arc: C0 H02E0401 arc: C1 V02N0601 arc: C2 H00R0100 arc: C3 V02N0401 arc: C4 V02N0001 arc: C5 H02E0601 arc: C6 V01N0101 arc: C7 V00T0100 arc: CE0 V02N0201 arc: CE1 V02N0201 arc: CE2 H00L0000 arc: CE3 H00L0000 arc: CLK0 G_HPBX0100 arc: D0 V02S0001 arc: D1 V02S0001 arc: D2 V02S0001 arc: D3 V02S0001 arc: D4 S1_V02N0401 arc: D5 S1_V02N0401 arc: D6 S1_V02N0401 arc: D7 S1_V02N0401 arc: E1_H02E0101 Q3 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0000 Q4 arc: H01W0100 Q2 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q1 arc: V00B0000 Q6 arc: V00B0100 Q5 arc: V00T0000 Q0 arc: V01S0100 Q7 word: SLICED.K0.INIT 1100110011110000 word: SLICED.K1.INIT 1100110011110000 word: SLICEA.K0.INIT 1100110011110000 word: SLICEA.K1.INIT 1100110011110000 word: SLICEB.K0.INIT 1100110011110000 word: SLICEB.K1.INIT 1100110011110000 word: SLICEC.K0.INIT 1100110011110000 word: SLICEC.K1.INIT 1100110011110000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 .tile R37C28:PLC2 arc: H00L0100 S1_V02N0301 arc: H00R0000 V02S0401 arc: H00R0100 S1_V02N0701 arc: S1_V02S0101 S3_V06N0103 arc: W1_H02W0301 W3_H06E0003 arc: B0 V02N0101 arc: B1 V00T0000 arc: B2 W1_H02E0101 arc: B3 H00L0000 arc: B7 H02E0101 arc: C0 H00L0100 arc: C1 H00R0100 arc: C2 V02N0401 arc: C3 H02E0601 arc: C7 S1_V02N0001 arc: CE0 V02N0201 arc: CE1 V02N0201 arc: CE3 S1_V02N0601 arc: CLK0 G_HPBX0100 arc: D0 H00R0000 arc: D1 H00R0000 arc: D2 H00R0000 arc: D3 H00R0000 arc: D7 V02S0401 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: H01W0100 Q1 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: V00T0000 Q0 arc: V01S0100 Q3 arc: W3_H06W0203 Q7 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1100110011110000 word: SLICEA.K0.INIT 1100110011110000 word: SLICEA.K1.INIT 1100110011110000 word: SLICEB.K0.INIT 1100110011110000 word: SLICEB.K1.INIT 1100110011110000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 .tile R37C29:PLC2 arc: E1_H02E0501 E1_H01W0100 arc: N1_V02N0701 E1_H02W0701 arc: S1_V02S0701 E1_H02W0701 arc: S3_V06S0103 H06W0103 arc: V01S0000 S3_V06N0103 .tile R37C2:PLC2 arc: E1_H02E0201 S1_V02N0201 arc: E1_H02E0301 V01N0101 arc: S1_V02S0101 V01N0101 arc: S1_V02S0301 V01N0101 arc: S1_V02S0601 E1_H01W0000 arc: V00B0000 S1_V02N0001 arc: V00B0100 V02N0301 arc: V00T0000 V02N0601 arc: A0 V02N0701 arc: A2 V02S0501 arc: B2 V01N0001 arc: B3 E1_H01W0100 arc: B4 H02W0301 arc: B5 V00B0100 arc: B6 V00T0000 arc: B7 V00B0000 arc: E1_H01E0001 F3 arc: E1_H02E0401 F4 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: S1_V02S0401 F6 arc: S1_V02S0701 F5 arc: S3_V06S0203 F7 arc: V01S0100 F2 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 0110011010101010 word: SLICEB.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 0000000000001010 word: SLICEA.K1.INIT 1111111111111111 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 YES enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R37C30:PLC2 arc: E1_H02E0201 S1_V02N0201 arc: E1_H02E0301 V02N0301 arc: H01W0100 W3_H06E0303 arc: N1_V02N0701 H02W0701 arc: N3_V06N0303 S3_V06N0203 arc: V00B0100 H02E0501 arc: CE0 E1_H02W0101 arc: CE1 E1_H02W0101 arc: CLK0 G_HPBX0000 arc: M0 V00B0100 arc: M2 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: S1_V02S0001 Q2 arc: V00T0000 Q0 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R37C31:PLC2 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0701 E1_H01W0100 arc: S1_V02S0101 W3_H06E0103 arc: S1_V02S0401 E1_H01W0000 arc: S1_V02S0501 E1_H01W0100 arc: S3_V06S0103 E1_H01W0100 arc: V00T0000 V02S0601 arc: W1_H02W0701 E1_H01W0100 arc: CE0 E1_H02W0101 arc: CE1 H02W0101 arc: CE2 H02W0101 arc: CE3 H02W0101 arc: CLK0 G_HPBX0000 arc: M0 V00T0000 arc: M2 V00T0000 arc: M4 V00B0000 arc: M6 N1_V01N0101 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q2 arc: S1_V02S0201 Q0 arc: S1_V02S0601 Q4 arc: V00B0000 Q6 arc: V01S0000 Q4 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R37C32:PLC2 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0201 H02W0201 arc: V00B0100 V02S0301 arc: V00T0000 V02S0401 arc: B5 V01S0000 arc: C1 V02N0601 arc: C4 V02N0001 arc: C5 V00B0100 arc: C7 V00T0000 arc: CE2 H00R0100 arc: CLK0 G_HPBX0000 arc: D1 N1_V01S0000 arc: D4 V02S0401 arc: D5 W1_H02E0201 arc: D7 W1_H02E0201 arc: E1_H01E0001 F4 arc: E1_H01E0101 F4 arc: F1 F1_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H00R0100 F7 arc: H01W0000 F4 arc: H01W0100 F1 arc: LSR0 W1_H02E0301 arc: MUXCLK2 CLK0 arc: MUXLSR2 LSR0 arc: N1_V01N0101 Q5 arc: S1_V02S0601 F4 arc: S3_V06S0103 F1 arc: V01S0000 Q5 arc: W1_H02W0101 F1 arc: W3_H06W0103 F1 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1111111111110000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 0000111100000000 word: SLICEC.K1.INIT 0000000011001111 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.A1MUX 1 .tile R37C33:PLC2 arc: N1_V02N0601 N3_V06S0303 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0201 H01E0001 arc: W1_H02W0101 H01E0101 arc: W1_H02W0201 H01E0001 .tile R37C34:PLC2 arc: N3_V06N0103 S1_V02N0201 .tile R37C36:PLC2 arc: N3_V06N0003 S3_V06N0303 .tile R37C3:PLC2 arc: N3_V06N0003 S3_V06N0003 arc: V00B0100 S1_V02N0301 arc: B3 H02E0301 arc: B7 H02E0301 arc: C3 H02E0401 arc: C7 H01E0001 arc: CLK0 G_HPBX0000 arc: D3 H02E0201 arc: D7 H02E0201 arc: F3 F3_SLICE arc: F7 F7_SLICE arc: H01W0000 Q3 arc: H01W0100 Q7 arc: LSR0 V00B0100 arc: LSR1 V00B0100 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR1 LSR0 arc: MUXLSR3 LSR1 arc: V01S0000 Q7 arc: W1_H02W0301 Q3 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000110000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000110000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000001010 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R37C4:PLC2 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0601 E1_H02W0601 .tile R37C5:PLC2 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0001 H02W0001 arc: S1_V02S0501 H06W0303 arc: S1_V02S0601 V01N0001 arc: V00B0000 H02W0401 arc: V00B0100 E1_H02W0701 arc: V00T0100 H02W0101 arc: B4 E1_H02W0101 arc: C4 V00B0100 arc: D4 V00B0000 arc: D5 E1_H01W0100 arc: F4 F5C_SLICE arc: M4 V00T0100 arc: S3_V06S0203 F4 word: SLICEC.K0.INIT 1111110000110000 word: SLICEC.K1.INIT 1111111100000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 .tile R37C6:PLC2 arc: E1_H02E0601 V02N0601 arc: H00L0000 V02S0201 arc: H00L0100 S1_V02N0101 arc: N3_V06N0103 E3_H06W0103 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 E1_H01W0000 arc: S1_V02S0701 E1_H01W0100 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0101 V02S0101 arc: W1_H02W0601 V01N0001 arc: B2 H02W0301 arc: B3 V02N0301 arc: B5 H00L0000 arc: B6 S1_V02N0701 arc: B7 H02W0301 arc: C2 H02W0601 arc: C3 H00L0100 arc: C5 E1_H02W0601 arc: C6 V01N0101 arc: C7 F6 arc: D2 H02W0201 arc: D3 E1_H02W0001 arc: D5 H00R0100 arc: D6 V02N0601 arc: D7 H01W0000 arc: E1_H01E0001 F3 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0100 F7 arc: H01W0000 F3 arc: H01W0100 F2 arc: N1_V01N0001 F7 arc: S3_V06S0303 F5 arc: W1_H02W0201 F2 arc: W1_H02W0401 F6 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1111110000110000 word: SLICED.K0.INIT 1111001111000000 word: SLICED.K1.INIT 1111110000110000 word: SLICEB.K0.INIT 1111110000110000 word: SLICEB.K1.INIT 1111001111000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 .tile R37C7:PLC2 arc: H00L0000 H02W0201 arc: H00R0000 H02E0601 arc: H01W0100 E3_H06W0303 arc: S1_V02S0501 S3_V06N0303 arc: S1_V02S0601 E1_H02W0601 arc: V00B0000 V02N0201 arc: V00B0100 S1_V02N0301 arc: V00T0000 H02W0201 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0201 V01N0001 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0601 H01E0001 arc: B0 V00T0000 arc: B2 S1_V02N0101 arc: B3 H00L0000 arc: B4 S1_V02N0701 arc: B6 E1_H02W0301 arc: B7 V00T0000 arc: C0 F6 arc: C2 H00L0100 arc: C3 V02S0601 arc: C4 S1_V02N0201 arc: C6 H02W0401 arc: C7 F6 arc: D0 S1_V02N0201 arc: D1 V01S0100 arc: D2 V02N0001 arc: D3 H00R0000 arc: D4 V00B0000 arc: D5 H00R0100 arc: D6 V02N0401 arc: D7 V02S0601 arc: E1_H01E0001 F4 arc: F0 F5A_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 F3 arc: H00R0100 F7 arc: H01W0000 F0 arc: M0 V00B0100 arc: M4 V00B0100 arc: S1_V02S0001 F2 arc: V01S0100 F3 arc: W1_H02W0701 F7 word: SLICEB.K0.INIT 1111110000110000 word: SLICEB.K1.INIT 1111110000110000 word: SLICED.K0.INIT 0000111100110011 word: SLICED.K1.INIT 1111110000110000 word: SLICEA.K0.INIT 1111001111000000 word: SLICEA.K1.INIT 1111111100000000 word: SLICEC.K0.INIT 1100000011111111 word: SLICEC.K1.INIT 1111111100000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 .tile R37C8:PLC2 arc: E3_H06E0203 S3_V06N0203 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0101 E1_H02W0101 arc: S1_V02S0501 E3_H06W0303 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0401 V02S0401 arc: W1_H02W0601 H01E0001 arc: W3_H06W0303 E3_H06W0303 .tile R37C9:PLC2 arc: N3_V06N0003 S1_V02N0001 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0601 E3_H06W0303 arc: V01S0100 S3_V06N0303 arc: W1_H02W0301 V02N0301 arc: W1_H02W0601 V02N0601 .tile R38C10:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0301 S3_V06N0003 arc: H00R0000 V02N0401 arc: H00R0100 V02N0701 arc: H01W0100 E3_H06W0303 arc: S1_V02S0101 S3_V06N0103 arc: S1_V02S0401 S3_V06N0203 arc: S1_V02S0501 E3_H06W0303 arc: S1_V02S0601 S3_V06N0303 arc: S3_V06S0303 E3_H06W0303 arc: V00B0000 E1_H02W0601 arc: V00B0100 H02E0501 arc: W1_H02W0201 H01E0001 arc: W3_H06W0303 E3_H06W0303 arc: A0 H00L0100 arc: A1 E1_H02W0701 arc: A3 E1_H02W0501 arc: A7 H00R0000 arc: B0 W1_H02E0301 arc: B1 V00B0000 arc: B2 S1_V02N0301 arc: B3 H02E0101 arc: B5 H00L0000 arc: B7 V00T0000 arc: C0 H02E0601 arc: C1 S1_V02N0401 arc: C2 H00R0100 arc: C3 H02W0401 arc: C4 E1_H01E0101 arc: C5 V01N0101 arc: C7 V01N0101 arc: CE0 V02S0201 arc: CE2 H02W0101 arc: CE3 H02W0101 arc: CLK0 G_HPBX0000 arc: D0 H02E0001 arc: D1 H02W0001 arc: D2 V00B0100 arc: D3 V02S0001 arc: D4 V02N0601 arc: D5 V02S0401 arc: D6 V01N0001 arc: D7 V02S0601 arc: E1_H01E0101 Q5 arc: E1_H02E0401 F4 arc: E1_H02E0601 Q6 arc: E3_H06E0103 Q1 arc: E3_H06E0303 Q5 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H00L0000 F2 arc: H00L0100 Q1 arc: H01W0000 Q1 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F3 arc: N1_V01N0101 Q6 arc: V00T0000 F2 arc: V01S0000 Q6 arc: W3_H06W0003 F0 word: SLICEC.K0.INIT 0000111111110000 word: SLICEC.K1.INIT 1111000011111100 word: SLICEA.K0.INIT 0001110100001111 word: SLICEA.K1.INIT 1110110010100000 word: SLICEB.K0.INIT 0000000011001111 word: SLICEB.K1.INIT 0000000100000101 word: SLICED.K0.INIT 1111111100000000 word: SLICED.K1.INIT 1111101011111110 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 .tile R38C11:PLC2 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0201 S3_V06N0103 arc: E3_H06E0103 S3_V06N0103 arc: E3_H06E0303 W3_H06E0203 arc: H00R0000 V02N0601 arc: H00R0100 S1_V02N0701 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 H02W0001 arc: S1_V02S0101 V01N0101 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0401 E1_H01W0000 arc: S1_V02S0701 E1_H01W0100 arc: V00B0000 S1_V02N0201 arc: V00B0100 S1_V02N0301 arc: V00T0000 V02S0601 arc: W1_H02W0001 H01E0001 arc: W1_H02W0101 V02S0101 arc: W1_H02W0401 E1_H02W0401 arc: A0 S1_V02N0501 arc: A2 V00T0000 arc: B2 H00R0000 arc: B3 H00R0100 arc: B4 V02N0701 arc: B5 V02S0701 arc: B6 V00B0100 arc: B7 V00B0000 arc: E1_H01E0001 F4 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: N1_V01N0001 F5 arc: S1_V02S0501 F7 arc: S1_V02S0601 F6 arc: S3_V06S0103 F2 arc: V01S0000 F3 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 0110011010101010 word: SLICEB.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 0000000000001010 word: SLICEA.K1.INIT 1111111111111111 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 YES enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R38C12:PLC2 arc: E1_H02E0501 W1_H02E0401 arc: E1_H02E0701 W1_H02E0601 arc: E3_H06E0003 V01N0001 arc: E3_H06E0303 W1_H02E0601 arc: H00R0100 V02N0501 arc: N1_V02N0201 H02E0201 arc: N1_V02N0401 S1_V02N0401 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0001 N1_V02S0501 arc: S1_V02S0101 V01N0101 arc: S1_V02S0201 S3_V06N0103 arc: S1_V02S0301 W1_H02E0301 arc: S1_V02S0701 E1_H02W0701 arc: V00B0000 V02N0201 arc: V00B0100 H02W0701 arc: W1_H02W0001 H01E0001 arc: W1_H02W0501 E1_H02W0501 arc: W1_H02W0601 S1_V02N0601 arc: W1_H02W0701 V06N0203 arc: B0 V02S0301 arc: B1 S1_V02N0101 arc: B2 S1_V02N0301 arc: B3 H00R0100 arc: B4 V00B0100 arc: B5 V02N0701 arc: B6 H02W0301 arc: B7 V00B0000 arc: E1_H01E0001 F2 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F0 arc: H01W0100 F1 arc: N1_V01N0001 F7 arc: S1_V02S0401 F6 arc: S1_V02S0501 F5 arc: S1_V02S0601 F4 arc: V01S0000 F3 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 1100110000000000 word: SLICEB.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 1100110000000000 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R38C13:PLC2 arc: E3_H06E0103 W1_H02E0101 arc: H00L0000 V02S0201 arc: H00R0000 V02S0401 arc: H00R0100 E1_H02W0701 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0601 H06W0303 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0201 V01N0001 arc: S1_V02S0301 V01N0101 arc: S1_V02S0401 H02W0401 arc: S1_V02S0701 H02E0701 arc: S3_V06S0103 H06E0103 arc: V00B0000 E1_H02W0601 arc: V00B0100 H02E0501 arc: W1_H02W0201 H01E0001 arc: W1_H02W0301 E1_H02W0201 arc: W1_H02W0401 V06N0203 arc: W1_H02W0701 V02N0701 arc: B0 H00R0100 arc: B1 V00B0000 arc: B2 H00L0000 arc: B3 H00R0000 arc: B4 V00B0100 arc: B5 N1_V01S0000 arc: B6 V02S0501 arc: B7 S1_V02N0701 arc: E1_H01E0001 F2 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: N1_V01N0001 F5 arc: N1_V01N0101 F3 arc: S1_V02S0001 F0 arc: S1_V02S0101 F1 arc: S1_V02S0501 F7 arc: S1_V02S0601 F4 arc: V01S0000 F6 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 1100110000000000 word: SLICEB.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 1100110000000000 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R38C14:PLC2 arc: E1_H02E0401 V02N0401 arc: H00R0000 E1_H02W0601 arc: H00R0100 E1_H02W0501 arc: N1_V02N0001 V01N0001 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0401 E1_H02W0401 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 S3_V06N0103 arc: S1_V02S0101 V01N0101 arc: S1_V02S0501 S3_V06N0303 arc: V00B0100 E1_H02W0701 arc: W1_H02W0401 H01E0001 arc: W1_H02W0501 V02N0501 arc: B0 E1_H02W0301 arc: B1 H00R0100 arc: B2 E1_H02W0101 arc: B3 H00R0000 arc: B4 V02N0701 arc: B5 V00B0100 arc: B6 S1_V02N0501 arc: B7 N1_V02S0501 arc: E1_H01E0001 F3 arc: E1_H01E0101 F0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: N1_V01N0001 F7 arc: S1_V02S0001 F2 arc: S1_V02S0301 F1 arc: S1_V02S0601 F6 arc: V01S0000 F4 arc: W1_H02W0701 F5 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 1100110000000000 word: SLICEB.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 1100110000000000 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R38C15:PLC2 arc: E1_H02E0101 S3_V06N0103 arc: E1_H02E0201 V02N0201 arc: E1_H02E0301 E1_H01W0100 arc: H00L0100 V02N0101 arc: N1_V02N0001 N1_V01S0000 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0401 H02W0401 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0201 H01E0001 arc: S1_V02S0501 H01E0101 arc: S3_V06S0003 H06E0003 arc: S3_V06S0103 N1_V01S0100 arc: W1_H02W0201 V01N0001 arc: B0 E1_H02W0101 arc: B1 V02N0301 arc: C4 E1_H02W0601 arc: C5 V02S0201 arc: C6 V02N0001 arc: C7 E1_H02W0401 arc: D4 H00L0100 arc: D5 H00L0100 arc: D6 H00L0100 arc: D7 H00L0100 arc: E1_H01E0101 F4 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: S1_V02S0001 F0 arc: S1_V02S0701 F5 arc: V01S0000 F1 arc: W1_H02W0601 F6 arc: W1_H02W0701 F7 word: SLICEC.K0.INIT 0000111111110000 word: SLICEC.K1.INIT 0000111111110000 word: SLICED.K0.INIT 0000111111110000 word: SLICED.K1.INIT 0000111111110000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000001010 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 1100110000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R38C16:PLC2 arc: E1_H01E0101 E3_H06W0203 arc: E1_H02E0601 E3_H06W0303 arc: E3_H06E0103 W3_H06E0103 arc: H00L0000 H02W0201 arc: H00R0000 W1_H02E0401 arc: H00R0100 H02W0501 arc: H01W0100 W3_H06E0303 arc: S1_V02S0201 W3_H06E0103 arc: S1_V02S0301 S3_V06N0003 arc: S1_V02S0501 S3_V06N0303 arc: S1_V02S0601 V01N0001 arc: S3_V06S0103 W3_H06E0103 arc: S3_V06S0203 E3_H06W0203 arc: V00T0000 H02W0001 arc: V00T0100 H02E0101 arc: W1_H02W0101 E1_H01W0100 arc: W1_H02W0301 V02N0301 arc: W1_H02W0401 E3_H06W0203 arc: W1_H02W0501 V02N0501 arc: W1_H02W0601 E1_H01W0000 arc: W1_H02W0701 H01E0101 arc: W3_H06W0303 E3_H06W0203 arc: C6 V00T0100 arc: CE1 H00L0000 arc: CLK0 G_HPBX0000 arc: D0 S1_V02N0201 arc: D1 S1_V02N0201 arc: D2 S1_V02N0201 arc: D3 S1_V02N0201 arc: D4 S1_V02N0401 arc: D5 S1_V02N0601 arc: D6 V02N0601 arc: E1_H01E0001 Q3 arc: E3_H06E0003 Q3 arc: F0 F5A_SLICE arc: F1 FXA_SLICE arc: F2 F5B_SLICE arc: F3 FXB_SLICE arc: F4 F5C_SLICE arc: F5 FXC_SLICE arc: F6 F5D_SLICE arc: M0 V00T0000 arc: M1 H00R0000 arc: M2 V00T0000 arc: M3 H00R0100 arc: M4 V00T0000 arc: M5 H00R0000 arc: M6 V00T0000 arc: MUXCLK1 CLK0 arc: W3_H06W0003 F3 word: SLICEA.K0.INIT 1111111100000000 word: SLICEA.K1.INIT 1111111100000000 word: SLICEB.K0.INIT 1111111100000000 word: SLICEB.K1.INIT 1111111100000000 word: SLICEC.K0.INIT 1111111100000000 word: SLICEC.K1.INIT 1111111100000000 word: SLICED.K0.INIT 1111111100001111 word: SLICED.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R38C17:PLC2 arc: E1_H02E0201 W1_H02E0201 arc: E1_H02E0301 W1_H02E0301 arc: E1_H02E0601 N1_V01S0000 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0303 W3_H06E0303 arc: H00R0100 V02N0701 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0401 E1_H01W0000 arc: N1_V02N0701 H01E0101 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0501 H01E0101 arc: S1_V02S0601 V01N0001 arc: S1_V02S0701 S3_V06N0203 arc: S3_V06S0103 W3_H06E0103 arc: S3_V06S0303 E1_H01W0100 arc: V00T0000 H02W0201 arc: V00T0100 S1_V02N0501 arc: W1_H02W0001 V02N0001 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0201 V02N0201 arc: W1_H02W0401 H01E0001 arc: W1_H02W0501 H01E0101 arc: W1_H02W0601 E1_H02W0301 arc: C6 V02S0001 arc: C7 V02S0201 arc: CE1 V02N0201 arc: CE2 H00R0100 arc: CLK0 G_HPBX0000 arc: D6 V02N0401 arc: D7 V02N0401 arc: E1_H01E0101 Q2 arc: E1_H02E0001 Q2 arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F6 arc: H01W0100 F7 arc: M2 V00T0100 arc: M4 V00T0000 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: S1_V02S0401 Q4 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000111111110000 word: SLICED.K1.INIT 0000111111110000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 .tile R38C18:PLC2 arc: E1_H02E0301 V02N0301 arc: E1_H02E0601 W1_H02E0601 arc: E3_H06E0003 W3_H06E0303 arc: H00L0100 V02N0301 arc: H00R0000 E1_H02W0601 arc: H01W0100 W3_H06E0303 arc: N3_V06N0103 S3_V06N0103 arc: S1_V02S0201 H02E0201 arc: S1_V02S0301 V01N0101 arc: S1_V02S0401 S3_V06N0203 arc: S1_V02S0501 S3_V06N0303 arc: S1_V02S0601 E1_H02W0601 arc: S3_V06S0303 W3_H06E0303 arc: V00B0000 V02S0201 arc: V00B0100 V02N0101 arc: V00T0000 H02E0001 arc: W1_H02W0201 S1_V02N0201 arc: A5 V00T0000 arc: A7 H00L0000 arc: B4 H01E0101 arc: B5 H02E0301 arc: B6 V01S0000 arc: B7 V02S0701 arc: C4 W1_H02E0601 arc: C5 V00B0100 arc: C6 W1_H02E0601 arc: C7 V00B0100 arc: CE0 V02N0201 arc: CE1 H00L0100 arc: CE2 H00R0000 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: D4 V02S0401 arc: D5 E1_H02W0001 arc: D6 S1_V02N0401 arc: D7 E1_H02W0001 arc: E3_H06E0203 F7 arc: E3_H06E0303 F5 arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q0 arc: H01W0000 Q6 arc: M0 H02E0601 arc: M2 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q2 arc: V01S0000 Q0 arc: V01S0100 Q4 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 1100111111000000 word: SLICED.K1.INIT 1100101010101010 word: SLICEC.K0.INIT 1100111111000000 word: SLICEC.K1.INIT 1100101010101010 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 .tile R38C19:PLC2 arc: E1_H02E0501 V02N0501 arc: E3_H06E0203 W3_H06E0103 arc: H00L0000 V02N0201 arc: H00L0100 H02E0301 arc: H00R0000 H02W0601 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0601 S1_V02N0301 arc: S1_V02S0001 S3_V06N0003 arc: S1_V02S0301 H06E0003 arc: S1_V02S0401 S3_V06N0203 arc: S1_V02S0601 H06W0303 arc: S1_V02S0701 S3_V06N0203 arc: S3_V06S0203 H06W0203 arc: V00B0100 V02N0101 arc: V00T0000 S1_V02N0401 arc: W1_H02W0301 V02N0301 arc: A1 E1_H01E0001 arc: B0 V00B0000 arc: B1 V02S0101 arc: C0 H02E0601 arc: C1 V02N0401 arc: CE0 H00R0000 arc: CE1 H00L0100 arc: CE2 H00L0000 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: D0 H02W0201 arc: D1 H02W0001 arc: E1_H01E0001 Q4 arc: E1_H02E0401 Q6 arc: E3_H06E0103 F1 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: M2 V00B0100 arc: M4 E1_H02W0401 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V02N0001 Q2 arc: V00B0000 Q4 arc: V01S0000 Q0 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 1100111111000000 word: SLICEA.K1.INIT 1100101010101010 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 .tile R38C20:PLC2 arc: E1_H02E0101 V01N0101 arc: H00L0100 W1_H02E0301 arc: N1_V02N0301 N1_V01S0100 arc: N1_V02N0401 H02E0401 arc: S1_V02S0301 S3_V06N0003 arc: S1_V02S0701 S3_V06N0203 arc: V00B0000 S1_V02N0001 arc: V00B0100 H02E0501 arc: V00T0000 S1_V02N0401 arc: V00T0100 S1_V02N0701 arc: W1_H02W0001 V02N0001 arc: W1_H02W0201 V01N0001 arc: W1_H02W0601 S1_V02N0601 arc: CE0 H00L0100 arc: CE1 H00L0100 arc: CE2 H00L0100 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: M0 V00T0100 arc: M2 V00B0100 arc: M4 V00B0000 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q4 arc: N1_V02N0001 Q0 arc: N1_V02N0201 Q2 arc: N1_V02N0601 Q6 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R38C21:PLC2 arc: E1_H02E0601 V02N0601 arc: E1_H02E0701 S1_V02N0701 arc: N1_V02N0101 S1_V02N0001 arc: N1_V02N0401 V01N0001 arc: N1_V02N0601 E1_H01W0000 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 S3_V06N0003 arc: W1_H02W0401 N1_V01S0000 .tile R38C22:PLC2 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0201 W3_H06E0103 arc: E1_H02E0401 S3_V06N0203 arc: E1_H02E0501 E3_H06W0303 arc: E1_H02E0701 V02S0701 arc: H00L0100 V02N0301 arc: H00R0000 V02N0601 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0101 N3_V06S0103 arc: S1_V02S0001 S3_V06N0003 arc: S1_V02S0101 W1_H02E0101 arc: S1_V02S0201 S3_V06N0103 arc: S1_V02S0501 S3_V06N0303 arc: S1_V02S0601 S3_V06N0303 arc: S3_V06S0103 W3_H06E0103 arc: V00B0100 S1_V02N0301 arc: V00T0100 V02N0501 arc: W3_H06W0303 E3_H06W0303 arc: A5 V00T0000 arc: A6 H02E0701 arc: B5 H02W0101 arc: B6 V02S0501 arc: B7 V00B0000 arc: C5 E1_H01E0101 arc: C6 V02N0001 arc: C7 H02W0401 arc: CE0 H00R0000 arc: CE1 V02S0201 arc: CE3 V02N0601 arc: CLK0 G_HPBX0000 arc: D5 E1_H02W0201 arc: D6 H00L0100 arc: D7 V02S0601 arc: E1_H01E0101 F7 arc: E1_H02E0601 Q6 arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q2 arc: M0 V00T0100 arc: M2 V00B0100 arc: M4 E1_H02W0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: S3_V06S0203 F4 arc: V00B0000 Q6 arc: V00T0000 Q0 arc: V01S0000 Q0 arc: V01S0100 Q0 arc: W3_H06W0203 F4 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 1010101011101111 word: SLICED.K1.INIT 1100000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1001000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 .tile R38C23:PLC2 arc: E1_H02E0001 S3_V06N0003 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0201 V02N0201 arc: E1_H02E0401 E1_H01W0000 arc: E1_H02E0501 W3_H06E0303 arc: E1_H02E0601 N1_V01S0000 arc: E3_H06E0003 W3_H06E0003 arc: H00L0000 V02N0201 arc: H00L0100 N1_V02S0101 arc: H00R0100 V02N0501 arc: N3_V06N0003 S3_V06N0303 arc: S1_V02S0101 N1_V01S0100 arc: S1_V02S0301 E1_H01W0100 arc: S3_V06S0303 H01E0101 arc: V00B0100 H02E0701 arc: V00T0000 H02W0001 arc: V00T0100 E1_H02W0101 arc: W1_H02W0101 V02S0101 arc: A1 E1_H02W0501 arc: A3 V00T0000 arc: A6 H02W0501 arc: B1 H00R0100 arc: B3 E1_H02W0101 arc: B6 H02E0101 arc: B7 V00B0000 arc: C1 H00L0100 arc: C3 H02E0401 arc: C6 V00T0100 arc: C7 H02E0601 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D1 V02N0201 arc: D2 H02W0001 arc: D3 V00B0100 arc: D6 F2 arc: D7 V02S0601 arc: E1_H01E0001 F7 arc: E1_H01E0101 F1 arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: LSR0 H02W0301 arc: M2 W1_H02E0601 arc: MUXCLK3 CLK0 arc: MUXLSR3 LSR0 arc: S1_V02S0601 Q6 arc: S3_V06S0203 F7 arc: V00B0000 Q6 arc: W1_H02W0401 Q6 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000010000 word: SLICED.K0.INIT 0000101111111111 word: SLICED.K1.INIT 0000110000000000 word: SLICEB.K0.INIT 0000000011111111 word: SLICEB.K1.INIT 0001000100010011 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 .tile R38C24:PLC2 arc: E1_H02E0001 H01E0001 arc: E1_H02E0101 V02N0101 arc: E1_H02E0201 S3_V06N0103 arc: E1_H02E0301 N1_V01S0100 arc: E1_H02E0401 S3_V06N0203 arc: E1_H02E0501 N1_V01S0100 arc: E1_H02E0601 V01N0001 arc: E1_H02E0701 W3_H06E0203 arc: E3_H06E0103 W3_H06E0003 arc: H00L0000 H02E0201 arc: H00R0100 W1_H02E0501 arc: S1_V02S0101 E1_H02W0101 arc: S1_V02S0201 W1_H02E0201 arc: S1_V02S0401 S3_V06N0203 arc: S1_V02S0501 H02E0501 arc: S1_V02S0601 W3_H06E0303 arc: S1_V02S0701 V01N0101 arc: V00B0100 H02W0501 arc: V00T0000 V02N0401 arc: W1_H02W0001 N1_V01S0000 arc: W1_H02W0201 E1_H01W0000 arc: W1_H02W0301 H01E0101 arc: W1_H02W0401 E1_H02W0401 arc: W1_H02W0501 S3_V06N0303 arc: A3 V00B0000 arc: B2 V02S0101 arc: B3 V02N0101 arc: C2 H00R0100 arc: C3 V02N0601 arc: CE0 V02S0201 arc: CE1 H02E0101 arc: CE2 H00L0000 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D2 H02E0001 arc: D3 V02N0201 arc: E1_H01E0001 Q4 arc: E1_H01E0101 Q0 arc: E3_H06E0003 F3 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: H01W0000 Q0 arc: H01W0100 Q0 arc: M0 V00B0100 arc: M4 H02W0401 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q2 arc: N1_V01N0101 Q6 arc: V00B0000 Q6 arc: V01S0000 Q0 arc: V01S0100 Q4 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 1100111111000000 word: SLICEB.K1.INIT 1110101000101010 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 .tile R38C25:PLC2 arc: E1_H02E0101 W3_H06E0103 arc: E1_H02E0401 W1_H02E0401 arc: H00L0100 V02S0301 arc: H00R0000 W1_H02E0601 arc: H00R0100 S1_V02N0701 arc: S1_V02S0501 H01E0101 arc: S1_V02S0601 H01E0001 arc: V00B0100 H02E0501 arc: V00T0000 V02N0401 arc: V01S0000 S3_V06N0103 arc: W1_H02W0101 S3_V06N0103 arc: W1_H02W0401 W3_H06E0203 arc: W1_H02W0501 S3_V06N0303 arc: A0 H01E0001 arc: A1 H01E0001 arc: A5 V02N0101 arc: A7 N1_V01S0100 arc: B0 H00R0100 arc: B1 H00R0100 arc: B5 H00R0000 arc: B6 N1_V01S0000 arc: B7 H02E0101 arc: C0 H02E0601 arc: C1 H02E0601 arc: C3 S1_V02N0401 arc: C5 E1_H01E0101 arc: C6 H02W0601 arc: C7 V02N0001 arc: CE3 W1_H02E0101 arc: CLK0 G_HPBX0000 arc: D0 V01S0100 arc: D1 V01S0100 arc: D3 V00B0100 arc: D5 H02E0001 arc: D6 H02E0201 arc: D7 H00L0100 arc: E1_H01E0101 F0 arc: E1_H02E0601 Q6 arc: E1_H02E0701 F7 arc: F0 F5A_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F0 arc: M0 V00T0000 arc: M4 H02W0401 arc: MUXCLK3 CLK0 arc: S3_V06S0203 F4 arc: V01S0100 F3 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000011110000 word: SLICED.K0.INIT 1100111111000000 word: SLICED.K1.INIT 1110101000101010 word: SLICEA.K0.INIT 0000000000110001 word: SLICEA.K1.INIT 0000000011000100 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1001000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 .tile R38C26:PLC2 arc: H00L0000 V02N0201 arc: H00L0100 V02N0301 arc: N1_V02N0001 H06E0003 arc: N1_V02N0601 S1_V02N0301 arc: N1_V02N0701 S1_V02N0601 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0101 H02E0101 arc: S1_V02S0501 V01N0101 arc: S1_V02S0601 S3_V06N0303 arc: S1_V02S0701 W1_H02E0701 arc: V00B0000 V02N0001 arc: V00B0100 V02S0301 arc: V00T0100 W1_H02E0301 arc: W1_H02W0601 E1_H02W0601 arc: A4 V00B0000 arc: A5 V00B0000 arc: B1 H01W0100 arc: B4 V02N0701 arc: B5 V02N0701 arc: C1 H00L0100 arc: C4 V00B0100 arc: C5 V00B0100 arc: CE1 V02N0201 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D1 S1_V02N0001 arc: D4 V02N0601 arc: D5 V02N0601 arc: F1 F1_SLICE arc: F4 F5C_SLICE arc: H01W0100 Q6 arc: M2 V00T0100 arc: M4 H02E0401 arc: M6 W1_H02E0401 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: V01S0100 Q2 arc: W1_H02W0101 F1 arc: W1_H02W0401 F4 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1100111111000000 word: SLICEC.K0.INIT 0000000000001101 word: SLICEC.K1.INIT 0000110100000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ .tile R38C27:PLC2 arc: H00L0100 V02N0301 arc: N1_V02N0001 E1_H01W0000 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0201 H02W0201 arc: N3_V06N0003 S3_V06N0303 arc: S1_V02S0101 V01N0101 arc: S1_V02S0301 H06E0003 arc: S1_V02S0701 W1_H02E0701 arc: S3_V06S0103 H06E0103 arc: V00B0000 S1_V02N0001 arc: V00B0100 N1_V02S0301 arc: V00T0100 S1_V02N0701 arc: CE0 V02N0201 arc: CE1 V02N0201 arc: CE2 H00L0100 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: M0 V00B0100 arc: M2 W1_H02E0601 arc: M4 V00B0000 arc: M6 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q0 arc: N1_V02N0401 Q4 arc: N1_V02N0601 Q6 arc: V01S0100 Q2 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R38C28:PLC2 arc: H00L0100 V02N0101 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0201 N3_V06S0103 arc: N1_V02N0401 V01N0001 arc: N3_V06N0003 S3_V06N0003 arc: S1_V02S0701 S3_V06N0203 arc: V00B0100 V02S0101 arc: V01S0000 N3_V06S0103 arc: W1_H02W0201 N3_V06S0103 arc: W1_H02W0601 S3_V06N0303 arc: W3_H06W0303 S3_V06N0303 arc: CE0 H00L0100 arc: CLK0 G_HPBX0000 arc: H01W0000 Q0 arc: M0 V00B0100 arc: MUXCLK0 CLK0 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R38C29:PLC2 arc: E1_H02E0401 N1_V01S0000 arc: V01S0100 S3_V06N0303 .tile R38C2:PLC2 arc: E1_H02E0001 E3_H06W0003 arc: E1_H02E0101 S3_V06N0103 arc: E1_H02E0201 E3_H06W0103 arc: H00R0100 V02S0701 arc: N1_V02N0701 S3_V06N0203 arc: V00B0000 V02N0001 arc: V00T0000 V02S0401 arc: V01S0000 S3_V06N0103 arc: A7 V00T0100 arc: B1 V02S0301 arc: B2 V02S0101 arc: B4 V00B0100 arc: B5 H00L0000 arc: B7 H02E0101 arc: C1 H00R0100 arc: C2 N1_V01S0100 arc: C3 H00L0000 arc: C4 V00T0000 arc: C5 F6 arc: C7 H02W0601 arc: CLK0 G_HPBX0000 arc: D1 V02N0201 arc: D2 V02N0201 arc: D3 V01S0100 arc: D4 V02N0401 arc: D5 V02N0601 arc: D7 V02S0601 arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H00L0000 Q2 arc: H01W0100 Q4 arc: LSR0 H02W0301 arc: LSR1 H02W0301 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXLSR0 LSR0 arc: MUXLSR1 LSR1 arc: MUXLSR2 LSR0 arc: N1_V01N0001 Q2 arc: N1_V01N0101 F5 arc: N1_V02N0301 Q1 arc: N1_V02N0601 Q4 arc: S3_V06S0003 F3 arc: S3_V06S0303 F5 arc: V00B0100 F5 arc: V00T0100 Q1 arc: V01S0100 F6 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000110000 word: SLICEC.K0.INIT 0000000000110000 word: SLICEC.K1.INIT 1100000000000000 word: SLICEB.K0.INIT 0000000000110000 word: SLICEB.K1.INIT 1111000011111111 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000001 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 .tile R38C30:PLC2 arc: E1_H02E0601 E1_H01W0000 arc: H00L0000 S1_V02N0201 arc: N1_V02N0301 S1_V02N0301 arc: S3_V06S0103 W3_H06E0103 arc: A3 V00B0000 arc: B3 V01N0001 arc: C3 V02N0401 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D3 V02N0001 arc: F3 F3_SLICE arc: M6 H02E0401 arc: MUXCLK3 CLK0 arc: S3_V06S0003 F3 arc: V00B0000 Q6 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1000010000100001 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 .tile R38C31:PLC2 arc: H00L0000 E1_H02W0001 arc: H00R0000 V02S0401 arc: S1_V02S0201 N1_V01S0000 arc: S1_V02S0501 V01N0101 arc: V00B0000 V02S0201 arc: V00T0000 E1_H02W0001 arc: A5 N1_V01N0101 arc: B4 V01S0000 arc: B5 H00L0000 arc: C4 V02S0201 arc: C5 F4 arc: CE0 H00R0000 arc: CE1 H00R0000 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: D4 V02N0601 arc: D5 E1_H01W0100 arc: E1_H01E0001 Q0 arc: E1_H02E0201 Q0 arc: F4 F4_SLICE arc: F5 F5_SLICE arc: H01W0000 Q2 arc: M0 H02E0601 arc: M2 V00B0000 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q6 arc: S1_V02S0701 F5 arc: S3_V06S0303 F5 arc: V01S0000 Q2 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000001100000000 word: SLICEC.K1.INIT 0001000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 .tile R38C32:PLC2 arc: N1_V02N0001 N1_V01S0000 arc: N1_V02N0601 N1_V01S0000 arc: N3_V06N0203 S3_V06N0203 arc: A3 V00B0000 arc: B3 H00R0000 arc: C3 H00L0000 arc: CE0 V02S0201 arc: CE2 V02S0601 arc: CE3 V02S0601 arc: CLK0 G_HPBX0000 arc: D3 H02E0201 arc: E1_H01E0101 Q6 arc: E1_H02E0601 Q4 arc: F3 F3_SLICE arc: H00L0000 Q0 arc: H00R0000 Q6 arc: H01W0100 F3 arc: M0 H01E0001 arc: M4 E1_H01E0101 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: V00B0000 Q4 arc: V00T0000 Q0 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000001 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 .tile R38C33:PLC2 arc: CE0 V02S0201 arc: CLK0 G_HPBX0000 arc: M0 H02E0601 arc: MUXCLK0 CLK0 arc: W1_H02W0001 Q0 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R38C3:PLC2 arc: E1_H02E0001 V02N0001 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0301 S1_V02N0301 arc: H00L0000 E1_H02W0201 arc: S1_V02S0501 E1_H02W0501 arc: S1_V02S0601 E1_H02W0601 arc: S3_V06S0203 E1_H01W0000 arc: V00B0000 E1_H02W0601 arc: V00B0100 E1_H02W0501 arc: V00T0100 H02E0101 arc: V01S0000 S3_V06N0103 arc: W1_H02W0301 V02N0301 arc: W1_H02W0601 N1_V01S0000 arc: B2 S1_V02N0101 arc: B3 W1_H02E0301 arc: B6 H02W0101 arc: C2 H00L0100 arc: C3 H00L0000 arc: C6 E1_H02W0401 arc: D2 V00B0100 arc: D3 H02E0001 arc: D6 V00B0000 arc: D7 F2 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F5D_SLICE arc: H00L0100 F3 arc: M6 V00T0100 arc: S1_V02S0301 F3 arc: S3_V06S0103 F2 arc: S3_V06S0303 F6 arc: V01S0100 F3 word: SLICEB.K0.INIT 1111110000110000 word: SLICEB.K1.INIT 1111001111000000 word: SLICED.K0.INIT 1111110000110000 word: SLICED.K1.INIT 1111111100000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 .tile R38C4:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0001 E3_H06W0003 arc: E1_H02E0601 V02N0601 arc: H00L0000 S1_V02N0001 arc: H00R0000 E1_H02W0601 arc: S1_V02S0001 H02E0001 arc: S1_V02S0301 E1_H02W0301 arc: S3_V06S0203 H06W0203 arc: S3_V06S0303 E3_H06W0303 arc: V00B0100 S1_V02N0301 arc: V00T0000 V02S0601 arc: V00T0100 W1_H02E0101 arc: W1_H02W0101 S1_V02N0101 arc: B0 H02E0101 arc: B1 S1_V02N0301 arc: B2 H02E0101 arc: B4 H00L0000 arc: B5 H02E0101 arc: B6 H02E0301 arc: B7 V00B0100 arc: C0 H00L0100 arc: C1 E1_H01W0000 arc: C2 E1_H02W0401 arc: C4 F6 arc: C5 F4 arc: C6 V00T0000 arc: C7 V02N0001 arc: D0 V01S0100 arc: D1 H00R0000 arc: D2 V02S0201 arc: D3 F0 arc: D4 E1_H01W0100 arc: D5 W1_H02E0201 arc: D6 V02N0601 arc: D7 V00B0000 arc: E1_H01E0101 F7 arc: E1_H02E0701 F5 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 F1 arc: H01W0000 F1 arc: M2 V00T0100 arc: S1_V02S0201 F0 arc: S1_V02S0501 F5 arc: S1_V02S0601 F4 arc: S3_V06S0103 F2 arc: V00B0000 F6 arc: V01S0100 F7 word: SLICEC.K0.INIT 1111001111000000 word: SLICEC.K1.INIT 1111001111000000 word: SLICED.K0.INIT 1111001111000000 word: SLICED.K1.INIT 1111001111000000 word: SLICEA.K0.INIT 1111110000110000 word: SLICEA.K1.INIT 1111001111000000 word: SLICEB.K0.INIT 1111001111000000 word: SLICEB.K1.INIT 1111111100000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 .tile R38C5:PLC2 arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0401 E1_H01W0000 arc: E3_H06E0203 S3_V06N0203 arc: H00L0000 V02S0001 arc: H00R0000 V02N0601 arc: H00R0100 V02S0501 arc: S1_V02S0001 H02W0001 arc: S1_V02S0201 H02W0201 arc: S1_V02S0501 E1_H02W0501 arc: S3_V06S0103 H01E0101 arc: V00B0000 H02E0601 arc: V00B0100 V02N0301 arc: V00T0000 V02N0601 arc: V00T0100 V02N0701 arc: V01S0000 S3_V06N0103 arc: W1_H02W0401 E1_H01W0000 arc: W1_H02W0601 E1_H02W0301 arc: A2 S1_V02N0701 arc: B0 V00T0000 arc: B1 S1_V02N0301 arc: B2 H00R0100 arc: B3 H00R0000 arc: B4 V02S0501 arc: B6 S1_V02N0701 arc: B7 V00T0000 arc: C0 H00L0100 arc: C1 E1_H02W0601 arc: C2 H00L0000 arc: C3 F6 arc: C4 V02S0001 arc: C6 H01E0001 arc: C7 E1_H01E0101 arc: D0 V00B0100 arc: D1 V02N0001 arc: D2 W1_H02E0001 arc: D3 F2 arc: D4 W1_H02E0001 arc: D5 H02E0001 arc: D6 V00B0000 arc: D7 V02S0601 arc: E1_H01E0001 F3 arc: E1_H01E0101 F1 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 F1 arc: H01W0000 F4 arc: H01W0100 F4 arc: M4 V00T0100 arc: N1_V01N0001 F6 arc: S1_V02S0301 F3 arc: S3_V06S0003 F0 arc: W1_H02W0201 F2 arc: W1_H02W0501 F7 word: SLICEA.K0.INIT 1111110000110000 word: SLICEA.K1.INIT 1111110000110000 word: SLICED.K0.INIT 1111110000110000 word: SLICED.K1.INIT 1111001111000000 word: SLICEC.K0.INIT 0000111100110011 word: SLICEC.K1.INIT 1111111100000000 word: SLICEB.K0.INIT 0001101100100111 word: SLICEB.K1.INIT 1111001111000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A1MUX 1 .tile R38C6:PLC2 arc: H00L0000 N1_V02S0201 arc: H00R0000 V02N0601 arc: H00R0100 W1_H02E0701 arc: N1_V02N0301 H02E0301 arc: N1_V02N0601 S1_V02N0601 arc: S1_V02S0001 H02W0001 arc: S1_V02S0101 H02W0101 arc: S1_V02S0201 H02W0201 arc: S3_V06S0203 H01E0001 arc: V00B0000 V02N0201 arc: V00B0100 N1_V02S0101 arc: V00T0000 H02W0201 arc: V00T0100 V02N0501 arc: W1_H02W0001 V01N0001 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0401 E1_H01W0000 arc: W1_H02W0601 E1_H02W0601 arc: A1 H00L0000 arc: A7 V02N0301 arc: B0 S1_V02N0301 arc: B1 H02W0101 arc: B2 H02E0301 arc: B3 S1_V02N0101 arc: B4 V00B0100 arc: B7 V02S0701 arc: C0 S1_V02N0401 arc: C1 H02E0401 arc: C2 H00L0100 arc: C3 V02N0401 arc: C4 V00T0000 arc: C7 V00T0100 arc: D0 F2 arc: D1 V02S0001 arc: D2 E1_H02W0001 arc: D3 H00R0000 arc: D4 N1_V02S0401 arc: D5 H00R0100 arc: D7 H02W0001 arc: E1_H01E0001 F7 arc: E1_H02E0001 F2 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F7 F7_SLICE arc: H00L0100 F3 arc: H01W0000 F0 arc: M4 V00B0000 arc: N1_V01N0001 F7 arc: N1_V01N0101 F3 arc: V01S0100 F4 arc: W1_H02W0301 F1 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0010011100110011 word: SLICEB.K0.INIT 1111110000110000 word: SLICEB.K1.INIT 0000111100110011 word: SLICEA.K0.INIT 1111001111000000 word: SLICEA.K1.INIT 0000001000010011 word: SLICEC.K0.INIT 0000110000111111 word: SLICEC.K1.INIT 0000000011111111 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 .tile R38C7:PLC2 arc: E1_H02E0001 V01N0001 arc: E1_H02E0401 E1_H01W0000 arc: H00L0000 V02N0001 arc: H00R0100 V02N0501 arc: N1_V02N0001 H02E0001 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0401 V01N0001 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0001 V01N0001 arc: S1_V02S0101 H02W0101 arc: S1_V02S0201 S3_V06N0103 arc: S1_V02S0401 H02W0401 arc: S1_V02S0501 E1_H02W0501 arc: V00B0100 V02N0101 arc: V00T0100 E1_H02W0101 arc: W1_H02W0001 E1_H02W0001 arc: W1_H02W0101 S3_V06N0103 arc: W1_H02W0601 H01E0001 arc: B0 V02N0101 arc: B1 S1_V02N0301 arc: B2 W1_H02E0301 arc: B3 V02N0301 arc: B4 S1_V02N0701 arc: B5 V00B0100 arc: B6 S1_V02N0501 arc: B7 V00B0100 arc: C0 F6 arc: C1 H00R0100 arc: C2 H00L0000 arc: C3 F4 arc: C4 E1_H02W0601 arc: C5 V00T0100 arc: C6 V02N0001 arc: C7 E1_H02W0401 arc: D0 V01S0100 arc: D1 H02W0201 arc: D2 H02W0201 arc: D3 F2 arc: D4 V02S0601 arc: D5 V00B0000 arc: D6 V02S0601 arc: D7 V02N0401 arc: E1_H01E0001 F2 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F7 arc: N1_V01N0001 F1 arc: S1_V02S0701 F5 arc: S3_V06S0303 F5 arc: V00B0000 F4 arc: V01S0000 F6 arc: V01S0100 F1 arc: W1_H02W0201 F0 arc: W1_H02W0301 F3 arc: W1_H02W0501 F5 arc: W3_H06W0203 F7 word: SLICEA.K0.INIT 1111001111000000 word: SLICEA.K1.INIT 1111110000110000 word: SLICED.K0.INIT 1111110000110000 word: SLICED.K1.INIT 1111001111000000 word: SLICEC.K0.INIT 1111001111000000 word: SLICEC.K1.INIT 1111001111000000 word: SLICEB.K0.INIT 1111001111000000 word: SLICEB.K1.INIT 1111001111000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 .tile R38C8:PLC2 arc: E1_H02E0301 S1_V02N0301 arc: H00L0000 V02N0201 arc: H00L0100 S1_V02N0101 arc: H00R0000 H02W0601 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 H02W0001 arc: V00B0000 V02N0201 arc: V00T0100 H02W0301 arc: W1_H02W0001 V02N0001 arc: W1_H02W0101 S3_V06N0103 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0401 H01E0001 arc: A1 H00L0100 arc: B0 V00B0000 arc: B1 V02S0101 arc: B2 V02N0101 arc: B3 H00L0000 arc: B5 V02S0501 arc: C0 H02E0401 arc: C1 V02N0601 arc: C2 N1_V01N0001 arc: C3 H02E0401 arc: C5 V00T0100 arc: D0 E1_H02W0201 arc: D1 H02W0001 arc: D2 V01S0100 arc: D3 H00R0000 arc: D4 E1_H01W0100 arc: D5 H02E0001 arc: E1_H01E0001 F3 arc: E1_H01E0101 F0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: H01W0000 F1 arc: M4 V00B0000 arc: N1_V01N0001 F3 arc: V01S0000 F2 arc: V01S0100 F4 arc: W1_H02W0601 F4 arc: W3_H06W0003 F0 arc: W3_H06W0103 F2 word: SLICEA.K0.INIT 1111110000110000 word: SLICEA.K1.INIT 0001101100001111 word: SLICEB.K0.INIT 1111110000110000 word: SLICEB.K1.INIT 1111001111000000 word: SLICEC.K0.INIT 1111111100000000 word: SLICEC.K1.INIT 0011001100001111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.A1MUX 1 .tile R38C9:PLC2 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0501 E1_H01W0100 arc: E1_H02E0601 V02S0601 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0601 S3_V06N0303 arc: S1_V02S0101 E1_H02W0101 arc: S1_V02S0501 E1_H01W0100 arc: V00B0000 S1_V02N0001 arc: V00T0000 V02S0601 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0101 H01E0101 arc: W1_H02W0301 N1_V01S0100 arc: W1_H02W0401 H01E0001 arc: W1_H02W0501 E1_H01W0100 arc: W1_H02W0601 V02N0601 arc: A5 E1_H01W0000 arc: B5 H02E0301 arc: C5 V00T0000 arc: D5 V00B0000 arc: E1_H01E0001 F5 arc: F5 F5_SLICE arc: H01W0100 F5 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0100011101010101 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 .tile R39C10:PLC2 arc: H00R0100 N1_V02S0701 arc: N1_V02N0601 S1_V02N0301 arc: N1_V02N0701 S1_V02N0601 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0201 N1_V01S0000 arc: S1_V02S0301 S3_V06N0003 arc: S1_V02S0601 S3_V06N0303 arc: S3_V06S0003 E3_H06W0003 arc: V00B0000 V02N0201 arc: V00B0100 H02E0501 arc: V00T0000 E1_H02W0001 arc: V00T0100 H02W0301 arc: A3 V00T0000 arc: A7 H00L0000 arc: B0 H00R0100 arc: B2 H02W0101 arc: B3 V02N0101 arc: B7 V02N0501 arc: C0 H02W0601 arc: C1 W1_H02E0401 arc: C2 H02W0401 arc: C3 V02S0401 arc: C4 E1_H02W0401 arc: C5 V00B0100 arc: C7 E1_H01E0101 arc: CE1 H02E0101 arc: CE3 H02E0101 arc: CLK0 G_HPBX0000 arc: D0 H02E0201 arc: D1 V02N0201 arc: D2 V01S0100 arc: D3 N1_V02S0001 arc: D4 E1_H02W0201 arc: D5 V00B0000 arc: D6 F0 arc: D7 H00L0100 arc: E1_H01E0001 F1 arc: E1_H01E0101 F1 arc: E3_H06E0303 Q6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H00L0000 F0 arc: H00L0100 F3 arc: M6 V00T0100 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F4 arc: N1_V01N0101 F5 arc: N1_V02N0401 F4 arc: S3_V06S0103 Q2 arc: V01S0000 Q6 arc: V01S0100 F3 word: SLICEB.K0.INIT 1111000011111100 word: SLICEB.K1.INIT 0000000100000101 word: SLICEA.K0.INIT 0000000000111111 word: SLICEA.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 1111000000000000 word: SLICEC.K1.INIT 1111000000000000 word: SLICED.K0.INIT 0000000011111111 word: SLICED.K1.INIT 1111010111111101 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 .tile R39C11:PLC2 arc: E1_H02E0401 V02N0401 arc: E1_H02E0601 V02N0601 arc: E3_H06E0103 S3_V06N0103 arc: H00R0100 V02S0501 arc: N1_V02N0301 E3_H06W0003 arc: N1_V02N0601 H02W0601 arc: N1_V02N0701 W1_H02E0701 arc: N3_V06N0303 S3_V06N0203 arc: S3_V06S0103 E3_H06W0103 arc: S3_V06S0303 E3_H06W0303 arc: V00T0100 V02S0701 arc: W1_H02W0001 E3_H06W0003 arc: W1_H02W0101 V01N0101 arc: W1_H02W0301 V06N0003 arc: W1_H02W0401 H01E0001 arc: W1_H02W0601 V06N0303 arc: W3_H06W0103 E3_H06W0003 arc: W3_H06W0303 E1_H02W0601 arc: B0 V02S0101 arc: B1 V00B0000 arc: B2 H01W0100 arc: B3 S1_V02N0101 arc: B4 H02W0301 arc: B5 H00R0000 arc: B6 V00B0100 arc: B7 V00T0000 arc: C0 V02N0401 arc: C1 V02N0401 arc: C2 V02N0601 arc: C3 V02N0401 arc: C4 V02N0001 arc: C5 V02N0001 arc: C6 V02N0001 arc: C7 V02N0001 arc: CE0 H02W0101 arc: CE1 H02W0101 arc: CE2 H02W0101 arc: CE3 H02W0101 arc: CLK0 G_HPBX0000 arc: D0 V02S0201 arc: D1 V00T0100 arc: D2 V02S0001 arc: D3 N1_V01S0000 arc: D4 V02S0401 arc: D5 H00R0100 arc: D6 V02S0601 arc: D7 N1_V02S0401 arc: E1_H01E0101 Q5 arc: E1_H02E0201 Q0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0000 Q6 arc: H01W0100 Q3 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q1 arc: S1_V02S0001 Q2 arc: S1_V02S0201 Q0 arc: S1_V02S0401 Q6 arc: S1_V02S0601 Q4 arc: S3_V06S0003 Q3 arc: S3_V06S0203 Q7 arc: V00B0000 Q4 arc: V00B0100 Q7 arc: V00T0000 Q2 arc: V01S0000 Q1 arc: V01S0100 Q5 word: SLICEB.K0.INIT 1111110000001100 word: SLICEB.K1.INIT 1111110000001100 word: SLICEC.K0.INIT 1111110000001100 word: SLICEC.K1.INIT 1111110000001100 word: SLICED.K0.INIT 1111110000001100 word: SLICED.K1.INIT 1111110000001100 word: SLICEA.K0.INIT 1111110000001100 word: SLICEA.K1.INIT 1111110000001100 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 .tile R39C12:PLC2 arc: E1_H01E0101 W3_H06E0203 arc: E1_H02E0001 V02N0001 arc: E1_H02E0201 N1_V02S0201 arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0701 E1_H01W0100 arc: E3_H06E0203 W3_H06E0203 arc: E3_H06E0303 W3_H06E0203 arc: H00R0000 V02S0601 arc: H00R0100 V02S0501 arc: N1_V02N0001 V01N0001 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0501 S1_V02N0501 arc: N1_V02N0701 H02W0701 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0001 N1_V02S0001 arc: S1_V02S0101 H02W0101 arc: S1_V02S0601 E1_H01W0000 arc: S3_V06S0003 E3_H06W0003 arc: S3_V06S0203 H06W0203 arc: V00B0000 E1_H02W0601 arc: V00T0000 H02E0201 arc: V00T0100 V02S0701 arc: W1_H02W0001 V02N0001 arc: W1_H02W0101 E1_H02W0101 arc: W1_H02W0201 V02N0201 arc: W1_H02W0301 H01E0101 arc: W1_H02W0401 S3_V06N0203 arc: W1_H02W0601 S3_V06N0303 arc: W3_H06W0003 S3_V06N0003 arc: B0 H01W0100 arc: B1 V00T0000 arc: B2 V02S0101 arc: B3 E1_H02W0301 arc: B4 V00B0100 arc: B5 H00L0000 arc: B6 V02N0501 arc: B7 V01S0000 arc: C0 H02E0401 arc: C1 H02E0401 arc: C2 H02E0601 arc: C3 H02E0601 arc: C4 S1_V02N0001 arc: C5 S1_V02N0001 arc: C6 S1_V02N0001 arc: C7 S1_V02N0001 arc: CE0 E1_H02W0101 arc: CE1 E1_H02W0101 arc: CE2 E1_H02W0101 arc: CE3 E1_H02W0101 arc: CLK0 G_HPBX0000 arc: D0 H00R0000 arc: D1 N1_V01S0000 arc: D2 V00T0100 arc: D3 E1_H02W0001 arc: D4 V02S0401 arc: D5 H00R0100 arc: D6 N1_V02S0601 arc: D7 V00B0000 arc: E1_H01E0001 Q2 arc: E1_H02E0401 Q4 arc: E1_H02E0601 Q6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q0 arc: H01W0100 Q1 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q4 arc: N1_V01N0101 Q3 arc: S1_V02S0201 Q0 arc: S1_V02S0301 Q3 arc: S1_V02S0401 Q6 arc: S1_V02S0501 Q5 arc: S3_V06S0103 Q1 arc: V00B0100 Q5 arc: V01S0000 Q2 arc: V01S0100 Q7 word: SLICEA.K0.INIT 1111110000001100 word: SLICEA.K1.INIT 1111110000001100 word: SLICEB.K0.INIT 1111110000001100 word: SLICEB.K1.INIT 1111110000001100 word: SLICEC.K0.INIT 1111110000001100 word: SLICEC.K1.INIT 1111110000001100 word: SLICED.K0.INIT 1111110000001100 word: SLICED.K1.INIT 1111110000001100 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 .tile R39C13:PLC2 arc: E1_H02E0001 V06N0003 arc: E1_H02E0201 V02N0201 arc: E1_H02E0301 H01E0101 arc: E1_H02E0401 V02N0401 arc: E1_H02E0601 W1_H02E0601 arc: H00L0100 V02S0101 arc: H00R0000 H02E0401 arc: H00R0100 N1_V02S0701 arc: H01W0000 W3_H06E0103 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0301 H02E0301 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0501 E1_H01W0100 arc: N1_V02N0701 S1_V02N0701 arc: N3_V06N0003 S3_V06N0303 arc: S1_V02S0001 S3_V06N0003 arc: S1_V02S0101 H06W0103 arc: S1_V02S0401 H06W0203 arc: S3_V06S0003 H01E0001 arc: S3_V06S0203 H06W0203 arc: S3_V06S0303 H06E0303 arc: W1_H02W0101 H01E0101 arc: W1_H02W0601 S1_V02N0601 arc: W1_H02W0701 W3_H06E0203 arc: W3_H06W0103 E3_H06W0103 arc: B0 H01W0100 arc: B1 V02S0301 arc: B2 V02N0101 arc: B3 H00R0000 arc: B4 V01S0000 arc: B5 H00L0000 arc: B6 V00B0100 arc: B7 V00B0000 arc: C0 V02N0601 arc: C1 V02N0601 arc: C2 W1_H02E0601 arc: C3 W1_H02E0401 arc: C4 W1_H02E0401 arc: C5 W1_H02E0601 arc: C6 W1_H02E0401 arc: C7 W1_H02E0601 arc: CE0 H02W0101 arc: CE1 H02W0101 arc: CE2 H02W0101 arc: CE3 H02W0101 arc: CLK0 G_HPBX0000 arc: D0 N1_V01S0000 arc: D1 N1_V02S0001 arc: D2 V02S0001 arc: D3 H02E0201 arc: D4 V02S0401 arc: D5 H00L0100 arc: D6 V02S0601 arc: D7 H00R0100 arc: E1_H01E0001 Q7 arc: E1_H01E0101 Q0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: H01W0100 Q1 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q4 arc: N1_V01N0101 Q6 arc: S1_V02S0201 Q2 arc: S1_V02S0601 Q6 arc: V00B0000 Q4 arc: V00B0100 Q7 arc: V01S0000 Q5 arc: V01S0100 Q3 word: SLICEC.K0.INIT 1111110000001100 word: SLICEC.K1.INIT 1111110000001100 word: SLICED.K0.INIT 1111110000001100 word: SLICED.K1.INIT 1111110000001100 word: SLICEA.K0.INIT 1111110000001100 word: SLICEA.K1.INIT 1111110000001100 word: SLICEB.K0.INIT 1111110000001100 word: SLICEB.K1.INIT 1111110000001100 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 .tile R39C14:PLC2 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0201 S3_V06N0103 arc: E1_H02E0601 W1_H02E0301 arc: E1_H02E0701 W1_H02E0601 arc: H00L0000 S1_V02N0201 arc: H00L0100 V02N0101 arc: H00R0000 E1_H02W0401 arc: H00R0100 E1_H02W0501 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0601 S3_V06N0303 arc: N1_V02N0701 H02W0701 arc: S1_V02S0001 S3_V06N0003 arc: S1_V02S0101 H01E0101 arc: S1_V02S0401 N1_V02S0401 arc: S1_V02S0601 V01N0001 arc: S1_V02S0701 W1_H02E0701 arc: S3_V06S0003 H01E0001 arc: V00B0100 S1_V02N0301 arc: V00T0000 W1_H02E0001 arc: V00T0100 N1_V02S0701 arc: W1_H02W0001 N1_V01S0000 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0201 E1_H01W0000 arc: W1_H02W0301 V01N0101 arc: W1_H02W0601 V02S0601 arc: W3_H06W0203 E1_H02W0401 arc: B2 H02W0101 arc: B3 H01W0100 arc: B4 H00L0000 arc: B5 V01S0000 arc: B6 H02W0301 arc: B7 V00B0000 arc: C1 E1_H02W0601 arc: C2 H00R0100 arc: C3 H02E0401 arc: C4 V02N0001 arc: C5 V00T0000 arc: C6 V02N0001 arc: C7 V00T0000 arc: CLK0 G_HPBX0000 arc: D1 V00B0100 arc: D2 H02E0201 arc: D3 H00R0000 arc: D4 H00L0100 arc: D5 V02N0401 arc: D6 V02N0601 arc: D7 V02N0401 arc: E1_H01E0001 F4 arc: E1_H01E0101 F3 arc: E1_H02E0501 F5 arc: E3_H06E0103 Q2 arc: E3_H06E0203 Q4 arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0100 F2 arc: LSR0 V00T0100 arc: LSR1 V00T0100 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR1 LSR1 arc: MUXLSR2 LSR0 arc: MUXLSR3 LSR0 arc: N1_V01N0001 F6 arc: N1_V01N0101 F7 arc: S1_V02S0501 F7 arc: S3_V06S0303 Q6 arc: V00B0000 F6 arc: V01S0000 F4 arc: V01S0100 F1 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000111111110000 word: SLICEC.K0.INIT 1100000011001111 word: SLICEC.K1.INIT 0000000011001111 word: SLICEB.K0.INIT 1100000011001111 word: SLICEB.K1.INIT 0000000011001111 word: SLICED.K0.INIT 1100000011001111 word: SLICED.K1.INIT 0000000011001111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 .tile R39C15:PLC2 arc: E1_H02E0201 V02N0201 arc: H00L0000 E1_H02W0201 arc: H00L0100 H02W0301 arc: H00R0100 H02E0701 arc: N1_V02N0001 W1_H02E0001 arc: N1_V02N0101 S1_V02N0001 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0601 H01E0001 arc: S1_V02S0001 H02E0001 arc: S1_V02S0101 H01E0101 arc: S1_V02S0201 H02E0201 arc: S1_V02S0301 W1_H02E0301 arc: S1_V02S0401 H06E0203 arc: S1_V02S0501 H01E0101 arc: S1_V02S0601 S3_V06N0303 arc: V00B0000 E1_H02W0401 arc: V00T0000 N1_V02S0401 arc: V00T0100 H02W0101 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0101 E1_H02W0001 arc: W1_H02W0301 V02N0301 arc: W1_H02W0701 V02S0701 arc: A6 N1_V01N0101 arc: A7 H02W0701 arc: B0 H00R0100 arc: B1 H01W0100 arc: B6 V00T0000 arc: B7 V02N0701 arc: C0 V02N0401 arc: C1 W1_H02E0601 arc: C3 H00L0000 arc: C4 V02N0001 arc: C5 E1_H02W0601 arc: C6 V00T0100 arc: C7 H02E0601 arc: CE0 H02E0101 arc: CE3 E1_H02W0101 arc: CLK0 G_HPBX0000 arc: D0 V02S0001 arc: D1 N1_V01S0000 arc: D3 S1_V02N0001 arc: D4 V00B0000 arc: D5 V00B0000 arc: D6 V02N0601 arc: D7 H00L0100 arc: E1_H01E0101 F3 arc: E3_H06E0203 Q7 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F4 arc: H01W0100 Q0 arc: MUXCLK0 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F5 arc: N1_V01N0101 Q7 arc: S3_V06S0103 Q1 arc: S3_V06S0203 Q7 arc: V01S0100 Q0 arc: W3_H06W0103 Q1 arc: W3_H06W0203 Q7 arc: W3_H06W0303 F6 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000111111110000 word: SLICEC.K0.INIT 0000111111110000 word: SLICEC.K1.INIT 0000111111110000 word: SLICED.K0.INIT 0101001101010101 word: SLICED.K1.INIT 1111100010001000 word: SLICEA.K0.INIT 1111110000001100 word: SLICEA.K1.INIT 1111110000001100 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 .tile R39C16:PLC2 arc: E1_H02E0001 W1_H02E0501 arc: E1_H02E0301 V02N0301 arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0601 S3_V06N0303 arc: E1_H02E0701 V02N0701 arc: E3_H06E0303 W3_H06E0303 arc: H00R0000 S1_V02N0401 arc: H00R0100 E1_H02W0501 arc: N1_V02N0101 H02W0101 arc: N1_V02N0301 H01E0101 arc: N1_V02N0501 S1_V02N0501 arc: N1_V02N0601 S3_V06N0303 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0101 S3_V06N0103 arc: S1_V02S0201 W1_H02E0201 arc: S1_V02S0601 E1_H02W0601 arc: V00B0100 H02W0701 arc: W1_H02W0101 V02N0101 arc: W1_H02W0301 E1_H01W0100 arc: W1_H02W0401 S1_V02N0401 arc: W1_H02W0501 V02N0501 arc: W1_H02W0601 E1_H01W0000 arc: W1_H02W0701 V06S0203 arc: W3_H06W0103 S3_V06N0103 arc: W3_H06W0203 E1_H02W0401 arc: C6 V02N0001 arc: CE1 H02W0101 arc: CLK0 G_HPBX0000 arc: D0 V02N0201 arc: D1 V02N0201 arc: D2 V02N0201 arc: D3 V02N0201 arc: D4 V02N0401 arc: D5 V02N0601 arc: D6 S1_V02N0601 arc: F0 F5A_SLICE arc: F1 FXA_SLICE arc: F2 F5B_SLICE arc: F3 FXB_SLICE arc: F4 F5C_SLICE arc: F5 FXC_SLICE arc: F6 F5D_SLICE arc: M0 V00B0100 arc: M1 H00R0100 arc: M2 V00B0100 arc: M3 H00R0000 arc: M4 V00B0100 arc: M5 H00R0100 arc: M6 V00B0100 arc: MUXCLK1 CLK0 arc: N1_V01N0001 F3 arc: V01S0100 Q3 arc: W3_H06W0003 Q3 word: SLICEA.K0.INIT 1111111100000000 word: SLICEA.K1.INIT 1111111100000000 word: SLICEB.K0.INIT 1111111100000000 word: SLICEB.K1.INIT 1111111100000000 word: SLICEC.K0.INIT 1111111100000000 word: SLICEC.K1.INIT 1111111100000000 word: SLICED.K0.INIT 1111111100001111 word: SLICED.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R39C17:PLC2 arc: E1_H02E0101 N1_V02S0101 arc: E1_H02E0201 S3_V06N0103 arc: E1_H02E0401 V06N0203 arc: E1_H02E0701 E1_H01W0100 arc: E3_H06E0103 S3_V06N0103 arc: E3_H06E0203 W3_H06E0103 arc: H00L0100 E1_H02W0301 arc: H00R0000 V02N0401 arc: H00R0100 V02S0501 arc: H01W0000 W3_H06E0103 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0701 H06W0203 arc: N3_V06N0103 S1_V02N0101 arc: N3_V06N0303 E3_H06W0303 arc: S1_V02S0101 S3_V06N0103 arc: S1_V02S0201 S3_V06N0103 arc: S1_V02S0301 H02W0301 arc: S3_V06S0203 H06E0203 arc: V00B0000 S1_V02N0201 arc: V00B0100 V02N0301 arc: V00T0000 W1_H02E0201 arc: V00T0100 V02S0701 arc: V01S0000 S3_V06N0103 arc: W1_H02W0001 V02N0001 arc: W1_H02W0101 S3_V06N0103 arc: W1_H02W0201 V02N0201 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0401 S1_V02N0401 arc: W1_H02W0601 V02S0601 arc: W1_H02W0701 S3_V06N0203 arc: W3_H06W0003 E3_H06W0303 arc: W3_H06W0103 E3_H06W0003 arc: W3_H06W0303 E3_H06W0203 arc: B6 V00T0000 arc: B7 V00T0000 arc: C6 V00B0100 arc: C7 V00B0100 arc: CE1 H00R0000 arc: CLK0 G_HPBX0000 arc: D4 N1_V02S0601 arc: D5 N1_V02S0601 arc: D6 V00B0000 arc: D7 V00B0000 arc: E1_H02E0301 Q3 arc: F0 F5A_SLICE arc: F1 FXA_SLICE arc: F2 F5B_SLICE arc: F3 FXB_SLICE arc: F4 F5C_SLICE arc: F5 FXC_SLICE arc: F6 F5D_SLICE arc: H01W0100 F3 arc: M0 V00T0100 arc: M1 H00L0100 arc: M2 V00T0100 arc: M3 H00R0100 arc: M4 V00T0100 arc: M5 H00L0100 arc: M6 V00T0100 arc: MUXCLK1 CLK0 arc: N1_V01N0001 Q3 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111111111111111 word: SLICEC.K0.INIT 1111111100000000 word: SLICEC.K1.INIT 1111111100000000 word: SLICED.K0.INIT 1111110011110000 word: SLICED.K1.INIT 1111110011110000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1111111111111111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R39C18:PLC2 arc: E1_H02E0001 V02N0001 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0401 V06N0203 arc: E1_H02E0601 V02S0601 arc: E3_H06E0003 S3_V06N0003 arc: H00L0000 H02E0201 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0201 H02E0201 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0501 N1_V01S0100 arc: N3_V06N0203 S1_V02N0701 arc: S1_V02S0401 E1_H02W0401 arc: S1_V02S0501 S3_V06N0303 arc: S1_V02S0601 W1_H02E0601 arc: S3_V06S0203 H06E0203 arc: V00B0000 H02E0401 arc: V00B0100 W1_H02E0701 arc: V00T0000 W1_H02E0001 arc: V00T0100 E1_H02W0101 arc: V01S0000 S3_V06N0103 arc: W1_H02W0301 S3_V06N0003 arc: W1_H02W0501 V01N0101 arc: W1_H02W0601 W3_H06E0303 arc: A1 V01N0101 arc: A5 H02W0701 arc: A7 H02E0701 arc: B0 V00T0000 arc: B1 W1_H02E0301 arc: B2 V02S0301 arc: B4 V02N0701 arc: B5 H02E0101 arc: B7 V00T0000 arc: C0 H00L0100 arc: C1 V02S0401 arc: C2 S1_V02N0601 arc: C3 W1_H02E0401 arc: C4 H02W0601 arc: C5 V00T0100 arc: C7 E1_H01E0101 arc: CE0 H00L0000 arc: CE2 V02S0601 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D0 V01S0100 arc: D1 V00B0100 arc: D2 N1_V02S0001 arc: D3 V02S0201 arc: D4 V00B0000 arc: D5 E1_H02W0001 arc: D6 F2 arc: D7 H00L0100 arc: E1_H01E0101 F3 arc: E3_H06E0303 F5 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H00L0100 F1 arc: H01W0100 F2 arc: M6 E1_H02W0401 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V02N0601 Q4 arc: S3_V06S0303 Q6 arc: V01S0100 F3 arc: W1_H02W0401 Q6 arc: W3_H06W0003 Q0 word: SLICEC.K0.INIT 1100111111000000 word: SLICEC.K1.INIT 1100101010101010 word: SLICEA.K0.INIT 1111111100001100 word: SLICEA.K1.INIT 0000000100000101 word: SLICEB.K0.INIT 0000000000111111 word: SLICEB.K1.INIT 1111000000000000 word: SLICED.K0.INIT 0000000011111111 word: SLICED.K1.INIT 1111010111111101 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 .tile R39C19:PLC2 arc: E1_H02E0001 V02N0001 arc: E1_H02E0201 W1_H02E0201 arc: E1_H02E0301 W1_H02E0301 arc: E1_H02E0501 E1_H01W0100 arc: E1_H02E0601 E1_H01W0000 arc: H00L0000 W1_H02E0201 arc: H00L0100 N1_V02S0301 arc: H00R0000 H02E0601 arc: H00R0100 V02N0501 arc: N1_V02N0101 V01N0101 arc: N1_V02N0201 W1_H02E0201 arc: N1_V02N0301 H02W0301 arc: N1_V02N0401 E1_H01W0000 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0601 N1_V01S0000 arc: N3_V06N0103 S3_V06N0003 arc: S1_V02S0001 E1_H01W0000 arc: S1_V02S0101 H02W0101 arc: S1_V02S0201 W1_H02E0201 arc: S1_V02S0401 H02E0401 arc: S1_V02S0601 S3_V06N0303 arc: S1_V02S0701 S3_V06N0203 arc: S3_V06S0303 H06E0303 arc: V00B0100 H02W0501 arc: V00T0100 H02E0301 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0601 V02S0601 arc: W1_H02W0701 V02N0701 arc: A1 E1_H01E0001 arc: A2 H02W0701 arc: A3 V02S0701 arc: B0 H01W0100 arc: B1 V02S0301 arc: B2 V02N0101 arc: B3 H00R0100 arc: C0 V02S0601 arc: C1 E1_H01W0000 arc: C2 V02S0401 arc: C3 H00L0100 arc: CE0 H00R0000 arc: CE2 H00L0000 arc: CE3 H02E0101 arc: CLK0 G_HPBX0000 arc: D0 H02E0001 arc: D1 H02W0001 arc: D2 V02N0001 arc: D3 F2 arc: E1_H01E0001 Q4 arc: E3_H06E0003 F3 arc: E3_H06E0103 F1 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: H01W0100 Q4 arc: M4 V00T0100 arc: M6 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V02N0001 Q0 arc: V01S0100 Q6 arc: W3_H06W0103 F2 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 1111010111000101 word: SLICEB.K1.INIT 1111110100000000 word: SLICEA.K0.INIT 1100111111000000 word: SLICEA.K1.INIT 1100101010101010 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 .tile R39C20:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0101 E3_H06W0103 arc: E1_H02E0701 S3_V06N0203 arc: E3_H06E0203 S3_V06N0203 arc: H00L0000 H02E0201 arc: H00R0100 S1_V02N0501 arc: H01W0000 E3_H06W0103 arc: N1_V01N0001 S3_V06N0003 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0001 E3_H06W0003 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S1_V02N0101 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 H06W0303 arc: S1_V02S0001 E3_H06W0003 arc: S1_V02S0101 E3_H06W0103 arc: S1_V02S0201 W3_H06E0103 arc: S1_V02S0301 E3_H06W0003 arc: S1_V02S0401 S3_V06N0203 arc: S3_V06S0003 E3_H06W0003 arc: S3_V06S0103 E3_H06W0103 arc: V00B0000 S1_V02N0201 arc: V00T0000 S1_V02N0601 arc: W1_H02W0001 E3_H06W0003 arc: W1_H02W0101 E3_H06W0103 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0401 S1_V02N0401 arc: W1_H02W0501 V02N0501 arc: W1_H02W0701 V02S0701 arc: W3_H06W0203 S3_V06N0203 arc: A3 H02E0501 arc: B2 H00R0000 arc: B3 H02E0301 arc: C2 H00R0100 arc: C3 H02E0601 arc: CE0 W1_H02E0101 arc: CE1 V02N0201 arc: CE2 H00L0000 arc: CE3 W1_H02E0101 arc: CLK0 G_HPBX0000 arc: D2 S1_V02N0001 arc: D3 H02W0001 arc: E3_H06E0003 F3 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: H00R0000 Q4 arc: H01W0100 Q4 arc: M0 V00B0000 arc: M4 H02W0401 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V02N0201 Q0 arc: N1_V02N0601 Q6 arc: V01S0100 Q2 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 1100111111000000 word: SLICEB.K1.INIT 1100101010101010 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 .tile R39C21:PLC2 arc: E1_H02E0201 V02N0201 arc: E1_H02E0401 H01E0001 arc: E1_H02E0701 S1_V02N0701 arc: E3_H06E0203 W3_H06E0203 arc: E3_H06E0303 S3_V06N0303 arc: H00L0100 S1_V02N0101 arc: N1_V02N0601 E1_H02W0601 arc: N1_V02N0701 N3_V06S0203 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0301 S3_V06N0003 arc: S1_V02S0401 S3_V06N0203 arc: S1_V02S0501 V01N0101 arc: S1_V02S0601 H01E0001 arc: S3_V06S0203 W3_H06E0203 arc: V00T0000 N1_V02S0601 arc: W1_H02W0001 H01E0001 arc: W1_H02W0401 E1_H02W0401 arc: CE1 H00L0100 arc: CLK0 G_HPBX0000 arc: M2 V00T0000 arc: MUXCLK1 CLK0 arc: N1_V01N0001 Q2 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R39C22:PLC2 arc: E1_H02E0201 W1_H02E0701 arc: E1_H02E0301 V01N0101 arc: E1_H02E0401 W1_H02E0101 arc: E1_H02E0501 N1_V01S0100 arc: E1_H02E0601 N1_V01S0000 arc: E1_H02E0701 W1_H02E0701 arc: E3_H06E0103 N1_V01S0100 arc: E3_H06E0303 W3_H06E0303 arc: H00L0000 H02W0201 arc: H00L0100 S1_V02N0101 arc: H00R0100 H02W0701 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 H06E0003 arc: N1_V02N0501 S1_V02N0501 arc: N1_V02N0601 E1_H01W0000 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0301 E1_H01W0100 arc: S1_V02S0401 E1_H01W0000 arc: S1_V02S0701 E1_H01W0100 arc: V00B0000 V02S0001 arc: V00B0100 S1_V02N0301 arc: V00T0100 V02S0501 arc: A1 E1_H01E0001 arc: A7 H00R0000 arc: B0 V00T0000 arc: B1 W1_H02E0101 arc: B6 V01S0000 arc: B7 W1_H02E0101 arc: C0 V02S0601 arc: C1 H02E0401 arc: C6 V00T0100 arc: C7 H02E0401 arc: CE0 H02W0101 arc: CE1 H00L0000 arc: CE2 H00L0000 arc: CE3 H02W0101 arc: CLK0 G_HPBX0000 arc: D0 N1_V02S0001 arc: D1 H02E0201 arc: D6 H00L0100 arc: D7 H00R0100 arc: E1_H01E0001 Q2 arc: E1_H02E0101 F1 arc: E3_H06E0203 F7 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0000 Q4 arc: M2 V00B0100 arc: M4 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V02N0401 Q6 arc: V00T0000 Q2 arc: V01S0000 Q4 arc: V01S0100 Q0 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 1100111111000000 word: SLICEA.K1.INIT 1110101000101010 word: SLICED.K0.INIT 1100111111000000 word: SLICED.K1.INIT 1110101000101010 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 .tile R39C23:PLC2 arc: E1_H02E0101 W3_H06E0103 arc: E1_H02E0201 W1_H02E0701 arc: E1_H02E0401 V02N0401 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0203 S3_V06N0203 arc: H00L0000 H02E0201 arc: H01W0000 W3_H06E0103 arc: N1_V02N0201 W3_H06E0103 arc: N1_V02N0501 H02W0501 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0101 W3_H06E0103 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0301 S3_V06N0003 arc: S1_V02S0601 E1_H02W0601 arc: S1_V02S0701 E1_H02W0701 arc: S3_V06S0303 E3_H06W0303 arc: V00B0100 V02S0301 arc: V00T0100 H02W0101 arc: W1_H02W0101 V02N0101 arc: W1_H02W0201 W3_H06E0103 arc: W1_H02W0401 S1_V02N0401 arc: W1_H02W0601 V06N0303 arc: W1_H02W0701 W3_H06E0203 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0203 E3_H06W0103 arc: W3_H06W0303 S3_V06N0303 arc: A5 V02S0301 arc: B5 H02E0301 arc: C5 V02N0201 arc: CE0 H00L0000 arc: CE1 H00L0000 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D5 H02W0201 arc: E1_H01E0101 Q0 arc: F5 F5_SLICE arc: H01W0100 Q0 arc: M0 H02E0601 arc: M2 V00B0100 arc: M6 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N1_V02N0001 Q2 arc: N1_V02N0601 Q6 arc: S1_V02S0001 Q2 arc: S1_V02S0401 Q6 arc: S1_V02S0501 F5 arc: V01S0100 Q2 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1100010011110101 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 .tile R39C24:PLC2 arc: E1_H02E0001 S3_V06N0003 arc: E1_H02E0101 S3_V06N0103 arc: E1_H02E0201 N1_V01S0000 arc: E1_H02E0401 V02S0401 arc: E1_H02E0601 W3_H06E0303 arc: E1_H02E0701 N1_V01S0100 arc: E3_H06E0103 W1_H02E0101 arc: E3_H06E0203 W1_H02E0701 arc: H00R0000 H02W0401 arc: H00R0100 W1_H02E0501 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0601 H02W0601 arc: N3_V06N0103 S1_V02N0101 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0001 W3_H06E0003 arc: S1_V02S0301 H02W0301 arc: S1_V02S0401 E1_H01W0000 arc: S1_V02S0601 H06E0303 arc: S1_V02S0701 W1_H02E0701 arc: S3_V06S0103 H01E0101 arc: S3_V06S0203 H06E0203 arc: V00B0000 V02N0001 arc: V01S0000 S3_V06N0103 arc: W1_H02W0101 N1_V01S0100 arc: W1_H02W0201 S3_V06N0103 arc: W1_H02W0501 S1_V02N0501 arc: A5 W1_H02E0501 arc: B2 E1_H02W0101 arc: B3 E1_H02W0101 arc: B5 H00R0000 arc: B6 V00T0000 arc: B7 E1_H02W0101 arc: C2 H02W0601 arc: C3 H02W0601 arc: C5 V02N0001 arc: C6 W1_H02E0401 arc: C7 H02W0601 arc: CE0 H02E0101 arc: CLK0 G_HPBX0000 arc: D2 E1_H02W0001 arc: D3 H02E0201 arc: D5 V02S0401 arc: D6 H00R0100 arc: D7 V02N0601 arc: E1_H01E0101 F6 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: M0 V00B0000 arc: MUXCLK0 CLK0 arc: N1_V01N0101 F7 arc: S1_V02S0101 F3 arc: S1_V02S0201 F2 arc: S1_V02S0501 F5 arc: V00T0000 Q0 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1000010010100101 word: SLICEB.K0.INIT 1100000000000000 word: SLICEB.K1.INIT 1100000000000000 word: SLICED.K0.INIT 1100111111000000 word: SLICED.K1.INIT 1100000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 .tile R39C25:PLC2 arc: E1_H02E0001 E1_H01W0000 arc: E1_H02E0101 W1_H02E0101 arc: E1_H02E0201 N1_V01S0000 arc: E1_H02E0401 E1_H01W0000 arc: E1_H02E0501 V02S0501 arc: H00L0100 H02E0101 arc: H00R0000 W1_H02E0401 arc: H00R0100 V02N0701 arc: N1_V02N0001 E1_H01W0000 arc: N1_V02N0101 H06E0103 arc: N1_V02N0401 E1_H02W0401 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0201 W3_H06E0103 arc: S1_V02S0301 H02W0301 arc: S1_V02S0501 E1_H02W0501 arc: S3_V06S0103 E3_H06W0103 arc: S3_V06S0303 H06E0303 arc: V00B0100 H02W0701 arc: V00T0000 N1_V02S0401 arc: V00T0100 H02E0101 arc: V01S0100 S3_V06N0303 arc: W1_H02W0301 H01E0101 arc: W1_H02W0401 V02N0401 arc: W1_H02W0601 E1_H01W0000 arc: W1_H02W0701 E1_H01W0100 arc: A3 H02E0701 arc: B3 H00R0100 arc: B6 V01S0000 arc: B7 V00B0000 arc: C3 H00L0100 arc: C6 E1_H02W0601 arc: C7 E1_H02W0601 arc: CE0 H00R0000 arc: CE2 H00R0000 arc: CLK0 G_HPBX0000 arc: D3 V01S0100 arc: D6 H00R0100 arc: D7 V02S0601 arc: E1_H01E0101 F7 arc: F2 F5B_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F6 arc: M0 V00T0100 arc: M2 V00B0100 arc: M4 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: S1_V02S0001 F2 arc: V00B0000 Q4 arc: V01S0000 Q0 arc: W1_H02W0201 F2 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 1100111111000000 word: SLICED.K1.INIT 1100111111000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1010001001010001 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 .tile R39C26:PLC2 arc: E1_H02E0701 E1_H01W0100 arc: H00L0000 H02E0001 arc: H00L0100 H02W0101 arc: H00R0000 V02N0401 arc: N1_V02N0001 W1_H02E0001 arc: N1_V02N0201 H06E0103 arc: N1_V02N0601 S1_V02N0301 arc: N1_V02N0701 W1_H02E0701 arc: N3_V06N0003 S1_V02N0001 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 H06E0203 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0101 H01E0101 arc: S1_V02S0601 W1_H02E0601 arc: S1_V02S0701 W3_H06E0203 arc: V00B0000 H02E0401 arc: V00B0100 N1_V02S0101 arc: V00T0000 H02W0001 arc: W1_H02W0001 E1_H01W0000 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0301 W3_H06E0003 arc: W1_H02W0401 S3_V06N0203 arc: A0 H00L0000 arc: A1 H00L0100 arc: A2 V00B0000 arc: A5 H02E0501 arc: B0 H01W0100 arc: B1 S1_V02N0101 arc: B2 H01W0100 arc: B3 H02W0101 arc: B5 V00B0100 arc: B7 V00B0000 arc: C0 S1_V02N0601 arc: C1 V02S0601 arc: C2 N1_V01S0100 arc: C3 V02S0601 arc: C5 W1_H02E0401 arc: C7 V00T0000 arc: CE0 H02E0101 arc: CE1 H02E0101 arc: CLK0 G_HPBX0000 arc: D0 H00R0000 arc: D1 H02E0201 arc: D2 H00R0000 arc: D3 H02E0201 arc: D5 S1_V02N0401 arc: D6 W1_H02E0201 arc: D7 V02N0401 arc: E1_H01E0001 Q1 arc: E1_H01E0101 F6 arc: E1_H02E0101 Q3 arc: E1_H02E0301 Q3 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H01W0000 Q3 arc: H01W0100 Q1 arc: M6 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: N1_V01N0101 F2 arc: N1_V02N0301 Q1 arc: S1_V02S0301 Q1 arc: S3_V06S0003 Q3 arc: S3_V06S0103 Q1 arc: V00T0100 Q1 arc: V01S0000 F0 arc: W1_H02W0101 Q1 arc: W1_H02W0701 F5 arc: W3_H06W0003 Q3 arc: W3_H06W0103 Q1 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1011000010111011 word: SLICEA.K0.INIT 1111101101000000 word: SLICEA.K1.INIT 1111000001000100 word: SLICEB.K0.INIT 1111101101000000 word: SLICEB.K1.INIT 0000000000110000 word: SLICED.K0.INIT 1111111100000000 word: SLICED.K1.INIT 1111110000110000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.A1MUX 1 .tile R39C27:PLC2 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0401 N3_V06S0203 arc: N1_V02N0601 E1_H01W0000 arc: N1_V02N0701 N1_V01S0100 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0101 H02E0101 arc: S1_V02S0201 H06E0103 arc: S1_V02S0701 H06E0203 arc: V00B0000 S1_V02N0001 arc: V00B0100 V02S0101 arc: V00T0100 H02W0301 arc: W1_H02W0101 V02N0101 arc: W1_H02W0401 S3_V06N0203 arc: W1_H02W0501 H01E0101 arc: W1_H02W0601 H01E0001 arc: A4 V00T0000 arc: A5 H02E0701 arc: B4 H02E0101 arc: B5 H02E0301 arc: C4 H01E0001 arc: C5 H01E0001 arc: CE0 E1_H02W0101 arc: CE1 E1_H02W0101 arc: CE3 E1_H02W0101 arc: CLK0 G_HPBX0000 arc: D4 V02N0601 arc: D5 V02N0601 arc: E1_H01E0101 F4 arc: F4 F4_SLICE arc: F5 F5_SLICE arc: H01W0000 Q0 arc: H01W0100 Q6 arc: M0 V00T0100 arc: M2 V00B0100 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: V00T0000 Q2 arc: V01S0000 F5 arc: W1_H02W0001 Q0 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 1110111100100000 word: SLICEC.K1.INIT 1110111100100000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ .tile R39C28:PLC2 arc: H00L0000 S1_V02N0001 arc: H00R0000 H02W0601 arc: H00R0100 V02N0501 arc: N1_V02N0101 S1_V02N0001 arc: N1_V02N0601 N1_V01S0000 arc: N1_V02N0701 S1_V02N0701 arc: N3_V06N0303 S1_V02N0501 arc: S1_V02S0101 H01E0101 arc: S1_V02S0601 E1_H01W0000 arc: S1_V02S0701 W3_H06E0203 arc: V00B0000 H02W0601 arc: V00B0100 H02W0701 arc: V00T0000 V02N0601 arc: V00T0100 V02S0701 arc: W1_H02W0301 S1_V02N0301 arc: B1 E1_H01W0100 arc: B5 H00R0000 arc: B7 V00B0000 arc: C1 H00R0100 arc: C5 S1_V02N0201 arc: C7 V00T0000 arc: CE0 H00L0000 arc: CE1 H00L0000 arc: CE2 H00L0000 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D1 V00B0100 arc: D5 V02N0401 arc: D7 E1_H02W0001 arc: F1 F1_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H01W0000 Q5 arc: M2 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q7 arc: N1_V02N0001 Q2 arc: N1_V02N0301 Q1 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1111110000110000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111001111000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1111001111000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 .tile R39C29:PLC2 arc: E1_H02E0001 S3_V06N0003 arc: H00R0100 N1_V02S0701 arc: H01W0000 W3_H06E0103 arc: N3_V06N0103 S1_V02N0201 arc: N3_V06N0203 W3_H06E0203 arc: S1_V02S0501 V01N0101 arc: V00B0000 V02N0201 arc: V00B0100 V02N0101 arc: V01S0100 S3_V06N0303 arc: W1_H02W0101 W3_H06E0103 arc: W1_H02W0701 N1_V01S0100 arc: CE0 H00R0100 arc: CE1 H00R0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: E1_H02E0201 Q0 arc: H01W0100 Q4 arc: M0 V00T0000 arc: M2 V00B0000 arc: M4 E1_H02W0401 arc: M6 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: S1_V02S0201 Q0 arc: S1_V02S0401 Q4 arc: S1_V02S0601 Q6 arc: S3_V06S0003 Q0 arc: S3_V06S0103 Q2 arc: S3_V06S0303 Q6 arc: V00T0000 Q2 arc: V01S0000 Q0 arc: W1_H02W0601 Q4 arc: W3_H06W0003 Q0 arc: W3_H06W0103 Q2 arc: W3_H06W0303 Q6 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R39C2:PLC2 arc: E1_H02E0101 V02N0101 arc: E1_H02E0601 N1_V01S0000 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0601 E1_H02W0601 arc: S1_V02S0201 E1_H01W0000 arc: S1_V02S0401 S3_V06N0203 .tile R39C30:PLC2 arc: E1_H02E0001 N1_V02S0001 arc: E1_H02E0401 E1_H01W0000 arc: H00L0000 V02N0001 arc: N1_V02N0001 H02E0001 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0401 S3_V06N0203 arc: N3_V06N0003 S3_V06N0003 arc: S1_V02S0601 E1_H02W0601 arc: S3_V06S0103 E1_H01W0100 arc: V00B0100 V02N0101 arc: V00T0000 H02E0201 arc: V00T0100 V02N0501 arc: W1_H02W0001 S1_V02N0001 arc: CE0 V02N0201 arc: CE1 V02N0201 arc: CE2 H00L0000 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: M0 V00T0100 arc: M2 V00T0000 arc: M4 V00B0100 arc: M6 E1_H02W0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q4 arc: S1_V02S0001 Q2 arc: V01S0000 Q6 arc: V01S0100 Q0 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R39C31:PLC2 arc: H00R0100 N1_V02S0501 arc: N1_V02N0601 V01N0001 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0601 N1_V02S0601 arc: S3_V06S0103 N1_V02S0101 arc: V00B0000 V02S0201 arc: V00B0100 V02N0301 arc: V00T0000 H02E0001 arc: CE0 H00R0100 arc: CE1 H00R0100 arc: CE2 H00R0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: E1_H01E0001 Q2 arc: H01W0000 Q0 arc: H01W0100 Q2 arc: M0 V00T0000 arc: M2 V00B0000 arc: M4 V00B0100 arc: M6 H02E0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q4 arc: S1_V02S0201 Q0 arc: V01S0000 Q6 arc: V01S0100 Q4 arc: W1_H02W0401 Q4 arc: W3_H06W0103 Q2 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R39C32:PLC2 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0701 V01N0101 arc: W1_H02W0401 H01E0001 arc: W1_H02W0601 V06S0303 .tile R39C33:PLC2 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0003 .tile R39C34:PLC2 arc: N1_V02N0201 S3_V06N0103 arc: N3_V06N0103 S3_V06N0003 .tile R39C36:PLC2 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0303 S3_V06N0303 .tile R39C3:PLC2 arc: E1_H02E0001 N1_V01S0000 arc: E1_H02E0101 V02N0101 arc: E1_H02E0201 V02N0201 arc: E1_H02E0501 E1_H01W0100 arc: H00L0000 E1_H02W0001 arc: H00R0000 V02S0601 arc: N1_V02N0001 H06W0003 arc: N1_V02N0301 S1_V02N0301 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0203 S1_V02N0401 arc: S1_V02S0201 E1_H01W0000 arc: S1_V02S0601 E1_H01W0000 arc: S3_V06S0103 H06W0103 arc: S3_V06S0303 E3_H06W0303 arc: V00B0100 V02S0301 arc: V00T0100 V02S0501 arc: A7 V02N0101 arc: B0 V02N0101 arc: B2 V02N0101 arc: B3 H02E0101 arc: B7 H02E0101 arc: C0 N1_V01S0100 arc: C2 H00L0000 arc: C3 V02N0401 arc: C7 V00B0100 arc: D0 H00R0000 arc: D1 F2 arc: D2 V00T0100 arc: D3 F2 arc: D7 V02S0601 arc: E1_H01E0001 F7 arc: E1_H01E0101 F3 arc: F0 F5A_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F7 F7_SLICE arc: H01W0000 F3 arc: M0 H02E0601 arc: S3_V06S0003 F0 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000100001001100 word: SLICEB.K0.INIT 1111001111000000 word: SLICEB.K1.INIT 1111001111000000 word: SLICEA.K0.INIT 1111001111000000 word: SLICEA.K1.INIT 1111111100000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 .tile R39C41:PLC2 arc: N3_V06N0303 S3_V06N0203 .tile R39C4:PLC2 arc: E1_H02E0001 V02S0001 arc: E1_H02E0101 S1_V02N0101 arc: H00L0000 V02N0201 arc: H00R0100 H02W0701 arc: N1_V02N0001 E1_H01W0000 arc: N1_V02N0601 S1_V02N0601 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0401 V01N0001 arc: S1_V02S0501 H01E0101 arc: S1_V02S0601 H01E0001 arc: V00B0000 V02N0001 arc: V00B0100 E1_H02W0501 arc: W1_H02W0601 V06N0303 arc: B0 V02N0101 arc: B1 V02N0301 arc: B2 W1_H02E0101 arc: B3 V02N0101 arc: B4 E1_H02W0301 arc: B5 H02E0101 arc: B7 V00B0000 arc: C0 V02N0601 arc: C1 H00L0000 arc: C2 N1_V01N0001 arc: C3 E1_H02W0601 arc: C4 V00B0100 arc: C5 F4 arc: C7 V00B0100 arc: D0 V00T0100 arc: D1 H02E0201 arc: D2 H02W0201 arc: D3 V01S0100 arc: D4 H00R0100 arc: D5 V02S0601 arc: D7 E1_H01W0100 arc: E1_H01E0001 F3 arc: E1_H01E0101 F5 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H01W0000 F7 arc: H01W0100 F1 arc: N1_V01N0001 F0 arc: S1_V02S0001 F0 arc: S1_V02S0201 F2 arc: S3_V06S0103 F2 arc: V00T0100 F1 arc: V01S0000 F3 arc: V01S0100 F4 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1111110000110000 word: SLICEC.K0.INIT 1111001111000000 word: SLICEC.K1.INIT 1111001111000000 word: SLICEB.K0.INIT 1111001111000000 word: SLICEB.K1.INIT 1111001111000000 word: SLICEA.K0.INIT 0011111100001100 word: SLICEA.K1.INIT 1111001111000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 .tile R39C5:PLC2 arc: E1_H02E0101 H01E0101 arc: E1_H02E0201 S3_V06N0103 arc: E1_H02E0301 V02S0301 arc: E1_H02E0401 W1_H02E0101 arc: E1_H02E0501 V02N0501 arc: E1_H02E0701 S1_V02N0701 arc: H00R0100 W1_H02E0501 arc: N1_V02N0001 N1_V01S0000 arc: N1_V02N0601 S1_V02N0301 arc: N1_V02N0701 S1_V02N0701 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 E3_H06W0103 arc: S1_V02S0101 H01E0101 arc: S1_V02S0601 V01N0001 arc: V00B0100 V02N0101 arc: V00T0000 E1_H02W0201 arc: V00T0100 V02N0501 arc: V01S0100 S3_V06N0303 arc: W1_H02W0201 H01E0001 arc: A4 V00T0100 arc: B0 S1_V02N0301 arc: B1 V02N0301 arc: B2 E1_H02W0101 arc: B3 V02N0301 arc: B4 H02E0101 arc: B5 S1_V02N0701 arc: B6 W1_H02E0101 arc: B7 V00T0000 arc: C0 N1_V01N0001 arc: C1 H02W0401 arc: C2 H00L0100 arc: C3 F4 arc: C4 V02S0201 arc: C5 F4 arc: C6 E1_H01E0101 arc: C7 V02N0201 arc: D0 V00B0100 arc: D1 V02N0001 arc: D2 V02S0001 arc: D3 E1_H02W0001 arc: D4 W1_H02E0001 arc: D5 S1_V02N0401 arc: D6 H00R0100 arc: D7 V00B0000 arc: E1_H01E0001 F0 arc: E1_H01E0101 F0 arc: E1_H02E0601 F6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 F3 arc: H01W0000 F5 arc: H01W0100 F1 arc: N1_V01N0001 F1 arc: N1_V02N0301 F3 arc: S1_V02S0001 F2 arc: S1_V02S0501 F7 arc: V00B0000 F6 arc: V01S0000 F7 arc: W1_H02W0001 F2 arc: W1_H02W0701 F5 word: SLICED.K0.INIT 1111110000110000 word: SLICED.K1.INIT 0011111100001100 word: SLICEA.K0.INIT 1111110000110000 word: SLICEA.K1.INIT 1111110000110000 word: SLICEC.K0.INIT 0001101100001111 word: SLICEC.K1.INIT 1111001111000000 word: SLICEB.K0.INIT 1111110000110000 word: SLICEB.K1.INIT 1111110000110000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 .tile R39C6:PLC2 arc: E1_H02E0501 S1_V02N0501 arc: E3_H06E0203 S3_V06N0203 arc: H00R0000 H02E0401 arc: H00R0100 E1_H02W0701 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0201 H02W0201 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0501 H06W0303 arc: N1_V02N0601 E1_H01W0000 arc: N1_V02N0701 H02E0701 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0501 E1_H01W0100 arc: V00B0000 V02S0001 arc: V00B0100 H02W0501 arc: V00T0100 H02E0101 arc: V01S0100 S3_V06N0303 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0601 H01E0001 arc: W3_H06W0003 E1_H01W0000 arc: W3_H06W0103 N1_V01S0100 arc: A4 H02E0501 arc: A6 H02E0501 arc: B0 H02W0301 arc: B1 E1_H02W0101 arc: B2 V02S0101 arc: B3 H00R0000 arc: B4 E1_H02W0101 arc: B5 V02N0501 arc: B6 S1_V02N0701 arc: B7 V02N0501 arc: C0 H00L0100 arc: C1 H02W0601 arc: C2 H02E0601 arc: C3 E1_H02W0401 arc: C4 H02W0601 arc: C5 F4 arc: C6 S1_V02N0001 arc: C7 F6 arc: D0 V00B0100 arc: D1 W1_H02E0001 arc: D2 V00T0100 arc: D3 V02S0201 arc: D4 E1_H02W0001 arc: D5 H01W0000 arc: D6 V00B0000 arc: D7 H00R0100 arc: E1_H01E0001 F0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 F1 arc: H01W0000 F6 arc: N1_V01N0001 F5 arc: N1_V02N0101 F1 arc: S1_V02S0001 F2 arc: S1_V02S0101 F3 arc: S1_V02S0701 F5 arc: S3_V06S0003 F3 arc: V01S0000 F0 arc: W1_H02W0401 F4 arc: W1_H02W0501 F7 word: SLICEA.K0.INIT 1111110000110000 word: SLICEA.K1.INIT 0000111100110011 word: SLICEB.K0.INIT 1111001111000000 word: SLICEB.K1.INIT 1111001111000000 word: SLICED.K0.INIT 0001101100001111 word: SLICED.K1.INIT 1111001111000000 word: SLICEC.K0.INIT 0001101100001111 word: SLICEC.K1.INIT 1111001111000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 .tile R39C7:PLC2 arc: E1_H02E0101 V01N0101 arc: E1_H02E0201 E3_H06W0103 arc: E3_H06E0203 S3_V06N0203 arc: H00L0000 V02S0201 arc: H00L0100 W1_H02E0301 arc: N1_V02N0101 V01N0101 arc: N1_V02N0201 V01N0001 arc: N1_V02N0301 V01N0101 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0701 W1_H02E0701 arc: S1_V02S0101 E1_H02W0101 arc: S1_V02S0201 W1_H02E0201 arc: V00B0000 N1_V02S0001 arc: V00T0000 E1_H02W0201 arc: V00T0100 V02S0701 arc: V01S0000 S3_V06N0103 arc: W1_H02W0001 E1_H01W0000 arc: W1_H02W0101 V01N0101 arc: W1_H02W0201 V02S0201 arc: W1_H02W0301 V02N0301 arc: W1_H02W0601 V02N0601 arc: A3 V00T0000 arc: A5 V00T0000 arc: B0 S1_V02N0101 arc: B3 H00L0000 arc: B4 S1_V02N0701 arc: B5 H00L0000 arc: B7 N1_V02S0501 arc: C0 E1_H02W0601 arc: C1 V02N0401 arc: C3 H00L0100 arc: C4 H01E0001 arc: C5 F4 arc: C7 S1_V02N0201 arc: D0 V01S0100 arc: D1 V02N0001 arc: D3 V00T0100 arc: D4 V02S0401 arc: D5 V00B0000 arc: D7 H01W0000 arc: E1_H01E0001 F3 arc: E3_H06E0103 F1 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H01W0000 F1 arc: H01W0100 F4 arc: N1_V01N0001 F1 arc: N1_V02N0001 F0 arc: N1_V02N0501 F7 arc: S1_V02S0501 F5 arc: S3_V06S0103 F1 arc: V01S0100 F1 arc: W1_H02W0501 F7 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000111100110011 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000100001001100 word: SLICEC.K0.INIT 1111110000110000 word: SLICEC.K1.INIT 0000001000010011 word: SLICEA.K0.INIT 0000111100110011 word: SLICEA.K1.INIT 0000111100000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 .tile R39C8:PLC2 arc: E1_H02E0001 V02N0001 arc: E1_H02E0401 E3_H06W0203 arc: H00L0000 S1_V02N0001 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0101 H02E0101 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0601 H06W0303 arc: S1_V02S0201 H02E0201 arc: S1_V02S0501 W1_H02E0501 arc: S1_V02S0601 H01E0001 arc: S1_V02S0701 V01N0101 arc: V00T0100 V02N0501 arc: V01S0100 S3_V06N0303 arc: W1_H02W0001 V02S0001 arc: W1_H02W0101 S3_V06N0103 arc: W1_H02W0301 V02N0301 arc: W1_H02W0401 N1_V01S0000 arc: A5 V02N0101 arc: B5 H00L0000 arc: C5 V00T0100 arc: D5 H02W0001 arc: F5 F5_SLICE arc: H01W0000 F5 arc: W1_H02W0701 F5 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0001101100001111 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 .tile R39C9:PLC2 arc: E1_H02E0101 V02S0101 arc: E1_H02E0201 S3_V06N0103 arc: E1_H02E0501 V02S0501 arc: E1_H02E0701 V01N0101 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0601 E3_H06W0303 arc: S1_V02S0301 H06W0003 arc: S1_V02S0601 S3_V06N0303 arc: S1_V02S0701 S3_V06N0203 arc: S3_V06S0103 E3_H06W0103 arc: W1_H02W0001 V02N0001 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0201 V06N0103 arc: W1_H02W0601 V01N0001 arc: W3_H06W0303 E3_H06W0203 .tile R40C10:PLC2 arc: E1_H02E0001 W1_H02E0001 arc: E1_H02E0101 N1_V02S0101 arc: E1_H02E0301 V02S0301 arc: E1_H02E0401 S3_V06N0203 arc: E1_H02E0701 V02N0701 arc: E3_H06E0003 H01E0001 arc: E3_H06E0103 W3_H06E0003 arc: E3_H06E0203 H01E0001 arc: H00L0000 V02N0201 arc: H00L0100 H02E0301 arc: H00R0000 W1_H02E0601 arc: H00R0100 V02N0501 arc: H01W0100 E3_H06W0303 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0301 E1_H01W0100 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0501 H02W0501 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0203 E3_H06W0203 arc: S1_V02S0001 N1_V02S0501 arc: S1_V02S0201 H06W0103 arc: S1_V02S0301 E1_H02W0301 arc: S1_V02S0401 W1_H02E0401 arc: S1_V02S0601 N1_V02S0601 arc: S1_V02S0701 V01N0101 arc: S3_V06S0003 H06E0003 arc: S3_V06S0303 H06E0303 arc: V00B0000 V02S0001 arc: V00B0100 H02E0501 arc: V00T0000 E1_H02W0001 arc: V00T0100 V02N0501 arc: W1_H02W0201 E1_H02W0201 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0401 V01N0001 arc: W1_H02W0501 N1_V02S0501 arc: W3_H06W0203 E3_H06W0203 arc: A1 F7 arc: A3 S1_V02N0701 arc: A5 H02W0701 arc: A7 H00R0000 arc: B0 N1_V02S0101 arc: B1 E1_H02W0101 arc: B3 H00R0100 arc: B5 V02N0501 arc: B7 N1_V01S0000 arc: C0 V02N0401 arc: C1 H00L0100 arc: C2 H00R0100 arc: C3 H00L0000 arc: C4 V00T0100 arc: C5 V02N0201 arc: C7 V02S0201 arc: CE0 W1_H02E0101 arc: CLK0 G_HPBX0000 arc: D0 V01S0100 arc: D1 V02N0001 arc: D2 V00B0100 arc: D3 V00B0100 arc: D4 H02E0001 arc: D5 H02E0001 arc: D7 V00B0000 arc: E1_H01E0101 Q0 arc: E1_H02E0201 F2 arc: E1_H02E0601 F4 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: F7 F7_SLICE arc: M2 V00T0000 arc: M4 E1_H01E0101 arc: MUXCLK0 CLK0 arc: N1_V02N0201 F0 arc: V01S0100 F1 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1000001101101011 word: SLICEC.K0.INIT 1111111100001111 word: SLICEC.K1.INIT 1100100000000000 word: SLICEB.K0.INIT 1111111100001111 word: SLICEB.K1.INIT 1100100000000000 word: SLICEA.K0.INIT 0000110000111111 word: SLICEA.K1.INIT 0011100011111011 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 .tile R40C11:PLC2 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0201 S1_V02N0201 arc: E1_H02E0301 E1_H01W0100 arc: E1_H02E0401 V01N0001 arc: E1_H02E0501 S1_V02N0501 arc: E1_H02E0601 V01N0001 arc: E1_H02E0701 W1_H02E0601 arc: H00L0000 V02N0201 arc: H00L0100 W1_H02E0101 arc: H00R0000 V02N0601 arc: H00R0100 H02E0701 arc: N1_V02N0001 V01N0001 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0401 V01N0001 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0601 V01N0001 arc: N1_V02N0701 W1_H02E0701 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0001 E3_H06W0003 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0601 V01N0001 arc: S1_V02S0701 N1_V01S0100 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0203 N1_V01S0000 arc: S3_V06S0303 E3_H06W0303 arc: V00B0000 H02E0601 arc: V00B0100 V02N0301 arc: V00T0000 E1_H02W0001 arc: V00T0100 H02W0301 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0601 V02N0601 arc: W1_H02W0701 V02N0701 arc: W3_H06W0003 E3_H06W0303 arc: W3_H06W0303 E3_H06W0303 arc: A3 H02E0701 arc: A5 H02E0701 arc: B3 H00L0000 arc: B5 V02N0701 arc: B6 S1_V02N0701 arc: B7 V01S0000 arc: C0 E1_H02W0401 arc: C1 W1_H02E0401 arc: C2 H00R0100 arc: C3 H00L0100 arc: C4 H02W0601 arc: C5 V02N0001 arc: C6 V00T0000 arc: C7 V00T0100 arc: CLK0 G_HPBX0000 arc: D0 H00R0000 arc: D1 H00R0000 arc: D2 H02E0001 arc: D3 H02E0001 arc: D4 W1_H02E0201 arc: D5 W1_H02E0201 arc: D6 V00B0000 arc: D7 V02N0401 arc: E1_H01E0001 F4 arc: E3_H06E0103 F2 arc: E3_H06E0303 Q6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0100 F6 arc: LSR0 H02E0301 arc: M2 V00B0100 arc: M4 H02W0401 arc: MUXCLK3 CLK0 arc: MUXLSR3 LSR0 arc: N1_V01N0101 F7 arc: N1_V02N0201 F0 arc: N1_V02N0301 F1 arc: V01S0000 F6 arc: W1_H02W0501 F7 word: SLICED.K0.INIT 1100000011001111 word: SLICED.K1.INIT 0000000011001111 word: SLICEA.K0.INIT 0000111111110000 word: SLICEA.K1.INIT 0000111111110000 word: SLICEC.K0.INIT 1111111100001111 word: SLICEC.K1.INIT 1010100000000000 word: SLICEB.K0.INIT 1111111100001111 word: SLICEB.K1.INIT 1010100000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 .tile R40C12:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0201 W1_H02E0201 arc: E1_H02E0401 V02N0401 arc: E1_H02E0601 H01E0001 arc: E1_H02E0701 S1_V02N0701 arc: H00L0000 H02E0001 arc: H00L0100 H02W0101 arc: H00R0000 E1_H02W0401 arc: H00R0100 E1_H02W0501 arc: H01W0000 E3_H06W0103 arc: N1_V02N0001 E3_H06W0003 arc: N1_V02N0101 S1_V02N0001 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 V01N0101 arc: N1_V02N0401 V01N0001 arc: N1_V02N0501 N1_V01S0100 arc: N1_V02N0601 V01N0001 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0101 N1_V01S0100 arc: S1_V02S0201 S3_V06N0103 arc: S1_V02S0501 H02E0501 arc: S1_V02S0601 H06W0303 arc: S1_V02S0701 E1_H02W0701 arc: S3_V06S0003 E3_H06W0003 arc: S3_V06S0103 H06E0103 arc: V00B0000 W1_H02E0401 arc: V00B0100 V02N0301 arc: V00T0000 E1_H02W0201 arc: W1_H02W0101 V02S0101 arc: W1_H02W0201 V02N0201 arc: W1_H02W0301 E3_H06W0003 arc: W1_H02W0401 E1_H01W0000 arc: W1_H02W0601 V02N0601 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0103 E3_H06W0003 arc: A1 F5 arc: A3 V02N0701 arc: A5 H02E0701 arc: A7 V02N0101 arc: B0 W1_H02E0101 arc: B1 V02S0101 arc: B3 N1_V02S0301 arc: B5 H00R0000 arc: B6 H02E0301 arc: B7 V00B0100 arc: C0 S1_V02N0601 arc: C1 H00L0100 arc: C3 V02N0401 arc: C5 H02W0601 arc: C6 N1_V02S0001 arc: C7 V00T0000 arc: CE0 N1_V02S0201 arc: CE1 H00L0000 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D0 V01S0100 arc: D1 V02S0001 arc: D3 H02E0201 arc: D5 H00R0100 arc: D6 V02S0601 arc: D7 H01W0000 arc: E1_H02E0001 F0 arc: E1_H02E0501 Q7 arc: E3_H06E0103 Q2 arc: E3_H06E0203 Q7 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0100 Q7 arc: M2 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F0 arc: V01S0100 F1 arc: W1_H02W0001 Q0 arc: W3_H06W0203 Q7 arc: W3_H06W0303 F6 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1000001101101011 word: SLICED.K0.INIT 0011001100001111 word: SLICED.K1.INIT 1110110010100000 word: SLICEA.K0.INIT 0000110000111111 word: SLICEA.K1.INIT 0011100011111011 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000001000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 .tile R40C13:PLC2 arc: E1_H02E0301 S3_V06N0003 arc: E1_H02E0401 W1_H02E0401 arc: E1_H02E0601 W1_H02E0601 arc: E1_H02E0701 E1_H01W0100 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0103 W3_H06E0003 arc: E3_H06E0303 W3_H06E0203 arc: H00L0000 H02W0001 arc: H00L0100 H02W0301 arc: H00R0100 S1_V02N0501 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0201 H02E0201 arc: N1_V02N0401 H01E0001 arc: N1_V02N0601 W1_H02E0601 arc: N1_V02N0701 E1_H02W0701 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0301 N1_V02S0201 arc: S1_V02S0401 N1_V01S0000 arc: S1_V02S0501 N1_V01S0100 arc: S1_V02S0601 V01N0001 arc: S1_V02S0701 H06E0203 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N1_V02S0701 arc: S3_V06S0303 W3_H06E0303 arc: V00B0000 E1_H02W0401 arc: V00B0100 E1_H02W0501 arc: V00T0100 N1_V02S0501 arc: W1_H02W0001 E1_H02W0001 arc: W1_H02W0101 S3_V06N0103 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0401 V02N0401 arc: W1_H02W0601 V06S0303 arc: W3_H06W0103 S3_V06N0103 arc: A1 F7 arc: A7 E1_H01W0000 arc: B0 V02S0101 arc: B1 V00B0000 arc: B2 V02N0101 arc: B3 H01W0100 arc: B5 V01S0000 arc: B7 E1_H02W0301 arc: C0 S1_V02N0401 arc: C1 N1_V01N0001 arc: C2 W1_H02E0601 arc: C3 W1_H02E0401 arc: C5 W1_H02E0601 arc: C7 H02W0601 arc: CE0 H00L0000 arc: CE1 H02W0101 arc: CE2 H02W0101 arc: CLK0 G_HPBX0000 arc: D0 V01S0100 arc: D1 V02S0001 arc: D2 V00T0100 arc: D3 V00B0100 arc: D5 H00L0100 arc: D7 H00R0100 arc: E1_H01E0001 Q2 arc: E1_H01E0101 Q5 arc: E1_H02E0201 F0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H01W0000 Q0 arc: H01W0100 Q2 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V02N0001 F0 arc: S1_V02S0101 Q3 arc: V01S0000 Q3 arc: V01S0100 F1 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1111110000001100 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1000010101101101 word: SLICEA.K0.INIT 0000110000111111 word: SLICEA.K1.INIT 0011100011111011 word: SLICEB.K0.INIT 1111110000001100 word: SLICEB.K1.INIT 1111110000001100 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 .tile R40C14:PLC2 arc: E1_H02E0001 W1_H02E0001 arc: E1_H02E0101 W3_H06E0103 arc: E1_H02E0201 V01N0001 arc: E1_H02E0301 S3_V06N0003 arc: E1_H02E0501 S1_V02N0501 arc: E1_H02E0701 W3_H06E0203 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0203 W1_H02E0701 arc: E3_H06E0303 V06S0303 arc: H00R0000 W1_H02E0401 arc: H00R0100 V02N0701 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 H02W0001 arc: N1_V02N0101 H06E0103 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0501 N1_V01S0100 arc: N1_V02N0601 W1_H02E0601 arc: S1_V02S0101 E1_H02W0101 arc: S1_V02S0301 H01E0101 arc: S1_V02S0501 W1_H02E0501 arc: S1_V02S0601 H01E0001 arc: S3_V06S0303 H06W0303 arc: V00B0000 N1_V02S0001 arc: V00T0000 V02S0601 arc: V00T0100 N1_V02S0501 arc: W1_H02W0001 V02S0001 arc: W1_H02W0101 V02N0101 arc: W1_H02W0201 E1_H02W0701 arc: W1_H02W0301 N1_V02S0301 arc: W1_H02W0401 E1_H01W0000 arc: W1_H02W0501 S1_V02N0501 arc: W1_H02W0601 V06S0303 arc: W1_H02W0701 S1_V02N0701 arc: A1 E1_H01E0001 arc: A7 H02E0701 arc: B1 N1_V02S0101 arc: B2 H00R0000 arc: B4 V00B0100 arc: B5 H01E0101 arc: B6 V02S0501 arc: B7 E1_H02W0101 arc: C1 H00L0100 arc: C2 V02S0401 arc: C3 E1_H02W0401 arc: C4 H02E0601 arc: C5 H02E0601 arc: C6 E1_H01E0101 arc: C7 V00T0100 arc: CE0 H02W0101 arc: CE2 H00R0100 arc: CE3 H02W0101 arc: CLK0 G_HPBX0000 arc: D0 F2 arc: D1 E1_H02W0001 arc: D2 V02N0001 arc: D3 H02E0201 arc: D4 H02W0201 arc: D5 V00B0000 arc: D6 E1_H02W0001 arc: D7 V02N0601 arc: E1_H01E0001 F2 arc: E1_H01E0101 F3 arc: F0 F5A_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 F3 arc: H01W0000 Q0 arc: H01W0100 Q6 arc: M0 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q4 arc: S1_V02S0401 Q4 arc: S1_V02S0701 Q5 arc: S3_V06S0003 Q0 arc: V00B0100 Q5 arc: V01S0000 Q6 arc: W3_H06W0203 F7 word: SLICEB.K0.INIT 0000000000111111 word: SLICEB.K1.INIT 1111000000000000 word: SLICED.K0.INIT 1111000011111100 word: SLICED.K1.INIT 0000000000000001 word: SLICEA.K0.INIT 0000000011111111 word: SLICEA.K1.INIT 1111010111111101 word: SLICEC.K0.INIT 1111110000001100 word: SLICEC.K1.INIT 1111110000001100 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 .tile R40C15:PLC2 arc: E1_H02E0001 V01N0001 arc: E1_H02E0101 S3_V06N0103 arc: E1_H02E0201 V06N0103 arc: E1_H02E0401 V02N0401 arc: E1_H02E0601 V01N0001 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0203 W3_H06E0203 arc: H00R0000 E1_H02W0401 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0201 E3_H06W0103 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0401 W1_H02E0401 arc: N1_V02N0601 S3_V06N0303 arc: N1_V02N0701 H02W0701 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0301 W1_H02E0301 arc: S1_V02S0701 H06E0203 arc: S3_V06S0103 N1_V01S0100 arc: S3_V06S0303 N3_V06S0203 arc: V00B0100 V02N0101 arc: V00T0100 H02E0301 arc: W1_H02W0001 E1_H02W0501 arc: W1_H02W0101 E1_H02W0101 arc: W1_H02W0201 N1_V02S0201 arc: W1_H02W0301 E1_H02W0201 arc: W1_H02W0401 V02S0401 arc: W1_H02W0501 N1_V02S0501 arc: W1_H02W0701 S3_V06N0203 arc: W3_H06W0103 E3_H06W0103 arc: W3_H06W0303 E1_H02W0501 arc: A1 E1_H02W0701 arc: A5 V00T0000 arc: B0 V02S0101 arc: B1 H02W0301 arc: B2 S1_V02N0301 arc: B5 V02S0501 arc: C0 N1_V01N0001 arc: C1 H02W0601 arc: C2 V02N0601 arc: C3 H02W0401 arc: C5 E1_H01E0101 arc: CE0 H00R0000 arc: CE2 H00R0000 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: D0 V01S0100 arc: D1 H02E0201 arc: D2 V02S0001 arc: D3 H02E0001 arc: D4 F2 arc: D5 H00L0100 arc: E1_H01E0101 F3 arc: E3_H06E0303 Q6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: H00L0100 F1 arc: H01W0000 Q4 arc: M4 V00T0100 arc: M6 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F3 arc: S3_V06S0003 Q0 arc: S3_V06S0203 Q4 arc: V00T0000 F2 arc: V01S0100 F1 arc: W3_H06W0003 Q0 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 1111000011111100 word: SLICEA.K1.INIT 0000000100000101 word: SLICEB.K0.INIT 0000000000111111 word: SLICEB.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 0000000011111111 word: SLICEC.K1.INIT 1111010111111101 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 .tile R40C16:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: E1_H02E0201 V02N0201 arc: E1_H02E0301 S3_V06N0003 arc: E1_H02E0601 S1_V02N0601 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0303 V01N0101 arc: H00L0000 S1_V02N0001 arc: H00R0100 W1_H02E0501 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0101 W1_H02E0101 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0401 E1_H01W0000 arc: N1_V02N0501 H02W0501 arc: N1_V02N0601 E1_H01W0000 arc: N1_V02N0701 E1_H02W0701 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0101 S3_V06N0103 arc: S1_V02S0301 N1_V02S0301 arc: S1_V02S0701 H06W0203 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 H02E0401 arc: V00B0100 W1_H02E0701 arc: V00T0000 H02W0201 arc: W1_H02W0001 E1_H02W0001 arc: W1_H02W0101 N1_V01S0100 arc: W1_H02W0301 S3_V06N0003 arc: W1_H02W0401 V02N0401 arc: W1_H02W0601 V01N0001 arc: W1_H02W0701 S1_V02N0701 arc: W3_H06W0203 S3_V06N0203 arc: W3_H06W0303 E3_H06W0303 arc: A1 N1_V02S0501 arc: A3 V00B0000 arc: A7 N1_V01N0101 arc: B0 V02S0101 arc: B1 V02N0101 arc: B3 V02N0301 arc: B4 H02E0101 arc: B5 H02E0101 arc: B7 V00T0000 arc: C0 S1_V02N0401 arc: C1 V02S0601 arc: C2 H02E0401 arc: C3 H00L0000 arc: C4 V02N0001 arc: C5 H02E0601 arc: C7 N1_V02S0201 arc: CE0 V02S0201 arc: CE2 H02W0101 arc: CLK0 G_HPBX0000 arc: D0 V00T0100 arc: D1 H02E0201 arc: D2 V00B0100 arc: D3 V00B0100 arc: D4 H02E0001 arc: D5 N1_V02S0601 arc: D7 H00R0100 arc: E1_H02E0001 F2 arc: E3_H06E0203 Q4 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: F7 F7_SLICE arc: M2 N1_V01N0001 arc: M4 E1_H02W0401 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0001 Q0 arc: N1_V01N0101 Q4 arc: N1_V02N0201 F0 arc: S3_V06S0203 Q4 arc: V00T0100 F1 arc: V01S0100 F7 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1000010101101101 word: SLICEA.K0.INIT 0000110000111111 word: SLICEA.K1.INIT 0100101011101111 word: SLICEC.K0.INIT 1111110000110000 word: SLICEC.K1.INIT 1111111111000000 word: SLICEB.K0.INIT 1111111100001111 word: SLICEB.K1.INIT 1010100000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 .tile R40C17:PLC2 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0101 V02S0101 arc: E1_H02E0301 V01N0101 arc: E1_H02E0401 E1_H01W0000 arc: E1_H02E0601 S1_V02N0601 arc: E1_H02E0701 V06N0203 arc: E3_H06E0203 N1_V01S0000 arc: H00L0000 S1_V02N0201 arc: H00L0100 V02S0301 arc: H00R0000 V02N0401 arc: H00R0100 V02N0701 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0201 H06W0103 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0501 S3_V06N0303 arc: N1_V02N0701 H02W0701 arc: S1_V02S0601 W3_H06E0303 arc: S3_V06S0003 N3_V06S0003 arc: V00T0000 N1_V02S0401 arc: W1_H02W0001 V01N0001 arc: W1_H02W0101 V02S0101 arc: W1_H02W0201 H01E0001 arc: W1_H02W0401 N1_V01S0000 arc: W1_H02W0701 E1_H01W0100 arc: W3_H06W0003 E3_H06W0303 arc: B4 H00L0000 arc: C1 H00L0100 arc: C4 V00B0100 arc: C5 V00T0000 arc: CLK0 G_HPBX0000 arc: D1 H00R0000 arc: D4 H02E0001 arc: D5 H00R0100 arc: E3_H06E0303 F5 arc: F1 F1_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: H01W0000 F4 arc: LSR0 H02W0501 arc: MUXCLK2 CLK0 arc: MUXLSR2 LSR0 arc: N1_V02N0101 F1 arc: S1_V02S0501 F5 arc: S3_V06S0203 Q4 arc: S3_V06S0303 F5 arc: V00B0100 F5 arc: W1_H02W0501 F5 arc: W3_H06W0303 F5 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000111111110000 word: SLICEC.K0.INIT 1100000011001111 word: SLICEC.K1.INIT 1111000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 .tile R40C18:PLC2 arc: E1_H02E0001 N1_V01S0000 arc: E1_H02E0201 W1_H02E0201 arc: E1_H02E0501 E1_H01W0100 arc: E1_H02E0601 S1_V02N0601 arc: E3_H06E0203 W3_H06E0203 arc: H00L0000 H02E0001 arc: H00R0000 S1_V02N0401 arc: H00R0100 N1_V02S0501 arc: H01W0000 W3_H06E0103 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0201 W3_H06E0103 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0701 H02W0701 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0101 V01N0101 arc: S1_V02S0201 H02W0201 arc: S1_V02S0401 H02E0401 arc: S3_V06S0103 H06E0103 arc: S3_V06S0203 W3_H06E0203 arc: S3_V06S0303 N3_V06S0203 arc: V00B0100 H02E0701 arc: V00T0100 H02W0101 arc: W1_H02W0401 V02S0401 arc: W1_H02W0501 V02S0501 arc: W1_H02W0701 S3_V06N0203 arc: W3_H06W0103 E1_H02W0201 arc: A2 E1_H01E0001 arc: A3 E1_H02W0501 arc: A5 V00B0000 arc: B2 W1_H02E0301 arc: B3 H02W0301 arc: B4 V01S0000 arc: B5 V02N0501 arc: C2 V02N0401 arc: C3 H02W0601 arc: C4 W1_H02E0601 arc: C5 V00T0100 arc: CE0 H02E0101 arc: CE2 H00L0000 arc: CE3 H02E0101 arc: CLK0 G_HPBX0000 arc: D2 H00R0000 arc: D3 V02N0001 arc: D4 H00R0100 arc: D5 E1_H02W0001 arc: E1_H01E0001 F3 arc: E1_H01E0101 Q0 arc: E1_H02E0401 Q4 arc: E3_H06E0003 F3 arc: E3_H06E0303 F5 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: H01W0100 F3 arc: M0 V00B0100 arc: M6 H02W0401 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 F3 arc: S1_V02S0301 F3 arc: S3_V06S0003 F3 arc: V00B0000 Q6 arc: V01S0000 Q6 arc: W1_H02W0001 F2 arc: W3_H06W0003 F3 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 1100111111000000 word: SLICEC.K1.INIT 1100101010101010 word: SLICEB.K0.INIT 0000000100000101 word: SLICEB.K1.INIT 1000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ .tile R40C19:PLC2 arc: E1_H02E0101 V02S0101 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0303 W3_H06E0303 arc: H00L0000 V02S0201 arc: H00L0100 H02W0301 arc: H00R0100 E1_H02W0501 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 H02W0101 arc: N1_V02N0301 N1_V01S0100 arc: N1_V02N0401 V01N0001 arc: N1_V02N0501 S3_V06N0303 arc: N1_V02N0701 H01E0101 arc: S1_V02S0001 H02W0001 arc: S1_V02S0101 W3_H06E0103 arc: S1_V02S0201 H06E0103 arc: S1_V02S0301 S3_V06N0003 arc: S1_V02S0601 W1_H02E0601 arc: S3_V06S0003 W3_H06E0003 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 H02E0601 arc: V00B0100 E1_H02W0501 arc: V00T0100 V02S0701 arc: W1_H02W0101 V02S0101 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0301 E1_H02W0301 arc: W1_H02W0401 V02S0401 arc: W1_H02W0601 E1_H02W0601 arc: W1_H02W0701 H01E0101 arc: W3_H06W0203 E1_H01W0000 arc: A3 V00T0000 arc: A7 H02E0501 arc: B2 V02N0101 arc: B3 V02S0101 arc: B6 V01S0000 arc: B7 W1_H02E0301 arc: C2 H00R0100 arc: C3 H00L0100 arc: C6 V00B0100 arc: C7 V02S0001 arc: CE0 V02S0201 arc: CE1 S1_V02N0201 arc: CE2 H00L0000 arc: CE3 E1_H02W0101 arc: CLK0 G_HPBX0000 arc: D2 N1_V02S0001 arc: D3 V02N0201 arc: D6 V00B0000 arc: D7 H02W0001 arc: E1_H01E0001 F7 arc: E1_H01E0101 Q6 arc: E3_H06E0003 F3 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0100 Q4 arc: M0 V00T0100 arc: M4 H02W0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q2 arc: V00T0000 Q0 arc: V01S0000 Q4 arc: V01S0100 Q0 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 1100111111000000 word: SLICEB.K1.INIT 1110101000101010 word: SLICED.K0.INIT 1100111111000000 word: SLICED.K1.INIT 1100101010101010 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 .tile R40C20:PLC2 arc: E1_H02E0001 W3_H06E0003 arc: E1_H02E0101 V02S0101 arc: E1_H02E0401 V02S0401 arc: E1_H02E0601 H01E0001 arc: E1_H02E0701 W3_H06E0203 arc: E3_H06E0003 W3_H06E0303 arc: H00L0000 S1_V02N0201 arc: H00L0100 V02S0301 arc: H00R0100 V02N0501 arc: H01W0000 W3_H06E0103 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0401 W1_H02E0401 arc: N1_V02N0501 H01E0101 arc: N1_V02N0601 S1_V02N0301 arc: N1_V02N0701 N1_V01S0100 arc: S1_V02S0001 E1_H02W0001 arc: S1_V02S0201 S3_V06N0103 arc: S1_V02S0601 N1_V02S0301 arc: S1_V02S0701 E1_H01W0100 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 H06E0303 arc: V00B0000 H02W0401 arc: V00B0100 S1_V02N0101 arc: V00T0100 V02N0701 arc: W1_H02W0001 V02S0001 arc: W1_H02W0101 S3_V06N0103 arc: W1_H02W0201 V01N0001 arc: W1_H02W0301 V02S0301 arc: W1_H02W0401 S3_V06N0203 arc: W1_H02W0501 E1_H01W0100 arc: W3_H06W0103 E1_H02W0201 arc: A3 E1_H01E0001 arc: A7 N1_V01N0101 arc: B2 H01W0100 arc: B3 V02S0101 arc: B6 V00T0000 arc: B7 H02E0101 arc: C2 H00R0100 arc: C3 H00L0100 arc: C6 E1_H02W0601 arc: C7 V02S0001 arc: CE0 S1_V02N0201 arc: CE1 H02W0101 arc: CE2 H00L0000 arc: CE3 H02W0101 arc: CLK0 G_HPBX0000 arc: D2 S1_V02N0001 arc: D3 W1_H02E0201 arc: D6 W1_H02E0001 arc: D7 V00B0000 arc: E1_H01E0001 Q4 arc: E1_H01E0101 F3 arc: E3_H06E0203 F7 arc: E3_H06E0303 Q6 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0100 Q4 arc: M0 V00B0100 arc: M4 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q0 arc: N1_V02N0001 Q2 arc: V00T0000 Q0 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 1100111111000000 word: SLICED.K1.INIT 1110101000101010 word: SLICEB.K0.INIT 1100111111000000 word: SLICEB.K1.INIT 1110101000101010 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 .tile R40C21:PLC2 arc: E1_H02E0001 V02N0001 arc: E1_H02E0301 E1_H01W0100 arc: E1_H02E0401 V02S0401 arc: E1_H02E0601 V02S0601 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0303 H01E0101 arc: H00L0000 N1_V02S0001 arc: H00L0100 H02W0101 arc: H00R0000 H02E0401 arc: H00R0100 S1_V02N0701 arc: N1_V02N0201 H02W0201 arc: N1_V02N0701 S3_V06N0203 arc: N3_V06N0003 S3_V06N0303 arc: S1_V02S0201 E1_H01W0000 arc: S1_V02S0301 W3_H06E0003 arc: S3_V06S0003 H06E0003 arc: S3_V06S0103 W3_H06E0103 arc: S3_V06S0203 N3_V06S0203 arc: V00B0000 V02N0201 arc: V00B0100 H02W0501 arc: V00T0100 H02W0301 arc: V01S0000 S3_V06N0103 arc: W1_H02W0101 E1_H02W0001 arc: W1_H02W0301 V01N0101 arc: W1_H02W0401 W3_H06E0203 arc: W1_H02W0501 S1_V02N0501 arc: W1_H02W0601 E1_H01W0000 arc: W3_H06W0103 S3_V06N0103 arc: A1 V02N0501 arc: A4 V00B0000 arc: A5 V02S0301 arc: B0 V02N0301 arc: B1 H02E0101 arc: B4 H02W0101 arc: B5 H00L0000 arc: C0 H02W0601 arc: C1 V02S0601 arc: C4 V02S0001 arc: C5 S1_V02N0201 arc: CE0 H00R0100 arc: CE1 H00R0000 arc: CE2 E1_H02W0101 arc: CE3 E1_H02W0101 arc: CLK0 G_HPBX0000 arc: D0 V00B0100 arc: D1 V00T0100 arc: D4 H01W0000 arc: D5 H00L0100 arc: E1_H01E0001 Q2 arc: E3_H06E0103 F1 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: H01W0000 F5 arc: H01W0100 Q2 arc: M2 N1_V01N0001 arc: M6 H02W0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q4 arc: N1_V01N0101 Q2 arc: N1_V02N0001 Q0 arc: V01S0100 Q6 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 1100111111000000 word: SLICEA.K1.INIT 1110101000101010 word: SLICEC.K0.INIT 1000110011111111 word: SLICEC.K1.INIT 0000001100000001 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ .tile R40C22:PLC2 arc: E1_H02E0001 W1_H02E0001 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0601 N1_V02S0601 arc: E1_H02E0701 W1_H02E0601 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0103 W3_H06E0003 arc: H00L0100 N1_V02S0101 arc: H00R0000 V02S0401 arc: H00R0100 W1_H02E0701 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0301 N1_V01S0100 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0003 arc: S1_V02S0501 V01N0101 arc: S1_V02S0601 H01E0001 arc: S3_V06S0103 H06E0103 arc: S3_V06S0203 W3_H06E0203 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 N1_V02S0201 arc: V00B0100 H02W0701 arc: V00T0000 N1_V02S0601 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0401 V02N0401 arc: W1_H02W0501 S1_V02N0501 arc: W1_H02W0601 N1_V02S0601 arc: W3_H06W0303 E3_H06W0303 arc: A7 H00L0000 arc: B6 H02E0301 arc: B7 W1_H02E0101 arc: C6 V00T0000 arc: C7 H02E0601 arc: CE0 H00R0000 arc: CE1 H00L0100 arc: CE2 H00R0000 arc: CE3 S1_V02N0601 arc: CLK0 G_HPBX0000 arc: D6 H02E0001 arc: D7 H00R0100 arc: E1_H01E0001 Q2 arc: E1_H02E0501 F7 arc: E3_H06E0203 Q4 arc: E3_H06E0303 Q6 arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q0 arc: H01W0000 Q2 arc: H01W0100 Q0 arc: M0 V00B0000 arc: M2 H02W0601 arc: M4 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q4 arc: S1_V02S0401 Q4 arc: V01S0100 Q2 arc: W1_H02W0001 Q2 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 1100111111000000 word: SLICED.K1.INIT 1110101000101010 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 .tile R40C23:PLC2 arc: E1_H02E0101 V02N0101 arc: E1_H02E0501 E1_H01W0100 arc: H00L0000 S1_V02N0001 arc: H00L0100 V02S0101 arc: H00R0100 V02N0501 arc: N1_V02N0101 S1_V02N0001 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0401 W3_H06E0203 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0201 H02W0201 arc: S1_V02S0301 N1_V01S0100 arc: S1_V02S0401 W1_H02E0401 arc: S1_V02S0601 S3_V06N0303 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0203 H01E0001 arc: S3_V06S0303 W3_H06E0303 arc: V00B0100 N1_V02S0101 arc: V00T0000 V02S0601 arc: V00T0100 V02N0701 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0601 N1_V02S0601 arc: W1_H02W0701 S1_V02N0701 arc: W3_H06W0303 E3_H06W0303 arc: A7 N1_V01N0101 arc: B6 V00B0000 arc: B7 V02S0701 arc: C6 H02E0601 arc: C7 V00T0000 arc: CE0 H00L0100 arc: CE1 H00L0100 arc: CE2 H00L0100 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D6 H00R0100 arc: D7 H02W0001 arc: E1_H02E0201 Q0 arc: E3_H06E0203 F7 arc: E3_H06E0303 Q6 arc: F6 F6_SLICE arc: F7 F7_SLICE arc: M0 H02W0601 arc: M2 V00B0100 arc: M4 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q4 arc: V00B0000 Q4 arc: V01S0100 Q2 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 1100111111000000 word: SLICED.K1.INIT 1110101000101010 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 .tile R40C24:PLC2 arc: E1_H02E0001 V02N0001 arc: E1_H02E0101 W1_H02E0001 arc: E1_H02E0601 N1_V02S0601 arc: E1_H02E0701 W1_H02E0701 arc: E3_H06E0103 V06N0103 arc: E3_H06E0303 W3_H06E0203 arc: H00L0000 V02S0201 arc: H00L0100 V02S0101 arc: H00R0000 V02S0401 arc: H00R0100 V02S0701 arc: H01W0100 W3_H06E0303 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0601 H02W0601 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0001 V01N0001 arc: S1_V02S0101 W1_H02E0101 arc: S1_V02S0201 N1_V02S0201 arc: S3_V06S0203 N3_V06S0203 arc: V00B0000 E1_H02W0401 arc: V00B0100 N1_V02S0101 arc: V00T0000 H02E0201 arc: V00T0100 S1_V02N0501 arc: V01S0100 S3_V06N0303 arc: W1_H02W0001 V02S0001 arc: W1_H02W0201 N1_V01S0000 arc: W1_H02W0601 V02N0601 arc: A0 N1_V02S0501 arc: A2 H00L0100 arc: A3 N1_V02S0701 arc: A4 V00B0000 arc: A5 V00T0100 arc: A6 W1_H02E0501 arc: A7 H02E0501 arc: B2 H00L0000 arc: B3 V02S0301 arc: B4 H00R0000 arc: B5 E1_H02W0101 arc: B6 V00B0100 arc: B7 V00T0000 arc: CE2 H00R0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: E3_H06E0203 Q4 arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: S1_V02S0601 Q6 arc: S3_V06S0303 Q5 arc: V01S0000 Q7 word: SLICED.K0.INIT 0110011010101010 word: SLICED.K1.INIT 0110011010101010 word: SLICEC.K0.INIT 0110011010101010 word: SLICEC.K1.INIT 0110011010101010 word: SLICEB.K0.INIT 0110011010101010 word: SLICEB.K1.INIT 0110011010101010 word: SLICEA.K0.INIT 0000000000001010 word: SLICEA.K1.INIT 1111111111111111 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 YES enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R40C25:PLC2 arc: E1_H02E0201 V02S0201 arc: E1_H02E0301 W3_H06E0003 arc: E1_H02E0401 S3_V06N0203 arc: E1_H02E0601 S1_V02N0601 arc: E3_H06E0203 W3_H06E0103 arc: H00L0000 V02N0201 arc: H00L0100 S1_V02N0101 arc: H00R0000 H02W0601 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0701 H06E0203 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0003 arc: S1_V02S0101 H06E0103 arc: V00B0000 E1_H02W0401 arc: V00B0100 E1_H02W0701 arc: V00T0000 H02E0001 arc: W1_H02W0601 W3_H06E0303 arc: A0 H00L0000 arc: A1 V02N0701 arc: A2 E1_H02W0501 arc: A3 V00T0000 arc: A4 V02N0301 arc: A5 H02W0701 arc: A6 V02S0301 arc: A7 H02E0701 arc: B0 V00B0000 arc: B1 E1_H02W0301 arc: B2 H02E0101 arc: B3 H00R0000 arc: B4 W1_H02E0101 arc: B5 V02S0501 arc: B6 V00B0100 arc: B7 V02N0501 arc: CE0 H00L0100 arc: CE1 H00L0100 arc: CE2 H00L0100 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: E3_H06E0303 Q6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: S1_V02S0301 Q3 arc: S3_V06S0003 Q0 arc: S3_V06S0103 Q1 arc: S3_V06S0203 Q4 arc: S3_V06S0303 Q5 arc: V01S0000 Q2 arc: V01S0100 Q7 word: SLICEC.K0.INIT 0110011010101010 word: SLICEC.K1.INIT 0110011010101010 word: SLICEB.K0.INIT 0110011010101010 word: SLICEB.K1.INIT 0110011010101010 word: SLICED.K0.INIT 0110011010101010 word: SLICED.K1.INIT 0110011010101010 word: SLICEA.K0.INIT 0110011010101010 word: SLICEA.K1.INIT 0110011010101010 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R40C26:PLC2 arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0501 W3_H06E0303 arc: H00L0000 H02E0201 arc: H00L0100 H02W0101 arc: H00R0000 H02W0601 arc: H00R0100 V02S0701 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0601 H06E0303 arc: S1_V02S0001 W3_H06E0003 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0401 E1_H02W0401 arc: S1_V02S0601 H02E0601 arc: V00B0000 W1_H02E0601 arc: V00T0000 V02S0601 arc: V00T0100 H02E0301 arc: W1_H02W0101 V02S0101 arc: W1_H02W0401 W3_H06E0203 arc: W1_H02W0601 E1_H02W0301 arc: W1_H02W0701 S1_V02N0701 arc: A0 H00L0000 arc: A1 H00L0100 arc: A2 V00T0000 arc: A3 N1_V02S0701 arc: A4 V00B0000 arc: A5 N1_V02S0101 arc: A6 V00T0100 arc: A7 S1_V02N0301 arc: B0 V01N0001 arc: B1 S1_V02N0101 arc: B2 H00R0000 arc: B3 E1_H02W0101 arc: B4 N1_V01S0000 arc: B5 N1_V02S0501 arc: B6 V02N0501 arc: B7 V02N0501 arc: CE0 H00R0100 arc: CE1 H00R0100 arc: CE2 H00R0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: E1_H01E0101 Q4 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: S1_V02S0101 Q1 arc: S3_V06S0003 Q3 arc: S3_V06S0103 Q2 arc: S3_V06S0203 Q7 arc: S3_V06S0303 Q6 arc: V01S0000 Q0 arc: V01S0100 Q5 word: SLICED.K0.INIT 0110011010101010 word: SLICED.K1.INIT 0110011010101010 word: SLICEC.K0.INIT 0110011010101010 word: SLICEC.K1.INIT 0110011010101010 word: SLICEB.K0.INIT 0110011010101010 word: SLICEB.K1.INIT 0110011010101010 word: SLICEA.K0.INIT 0110011010101010 word: SLICEA.K1.INIT 0110011010101010 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R40C27:PLC2 arc: H00L0000 V02S0201 arc: H00R0000 H02W0601 arc: H00R0100 V02S0701 arc: N1_V02N0001 V01N0001 arc: N1_V02N0101 H06E0103 arc: N1_V02N0601 E1_H01W0000 arc: N1_V02N0701 V01N0101 arc: S1_V02S0101 H01E0101 arc: S1_V02S0401 W1_H02E0401 arc: S3_V06S0303 H06E0303 arc: V00B0000 H02W0401 arc: W1_H02W0101 W3_H06E0103 arc: W1_H02W0301 W3_H06E0003 arc: W1_H02W0401 V02N0401 arc: W1_H02W0501 W3_H06E0303 arc: W1_H02W0601 N1_V01S0000 arc: W1_H02W0701 V02N0701 arc: A0 H00L0000 arc: A1 H00R0000 arc: A2 V02N0501 arc: A3 N1_V02S0701 arc: A4 V02N0301 arc: A5 N1_V02S0301 arc: A6 H02W0701 arc: A7 S1_V02N0301 arc: B0 E1_H01W0100 arc: B1 E1_H01W0100 arc: B2 E1_H01W0100 arc: B3 E1_H01W0100 arc: B4 E1_H02W0301 arc: B5 E1_H02W0301 arc: B6 V00B0000 arc: B7 V00B0000 arc: CE0 H00R0100 arc: CE1 H00R0100 arc: CE2 H00R0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: S1_V02S0201 Q0 arc: S1_V02S0301 Q1 arc: S1_V02S0701 Q5 arc: S3_V06S0003 Q3 arc: S3_V06S0103 Q2 arc: S3_V06S0203 Q4 arc: V01S0000 Q6 arc: V01S0100 Q7 word: SLICED.K0.INIT 0110011010101010 word: SLICED.K1.INIT 0110011010101010 word: SLICEA.K0.INIT 0110011010101010 word: SLICEA.K1.INIT 0110011010101010 word: SLICEC.K0.INIT 0110011010101010 word: SLICEC.K1.INIT 0110011010101010 word: SLICEB.K0.INIT 0110011010101010 word: SLICEB.K1.INIT 0110011010101010 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R40C28:PLC2 arc: E1_H02E0001 S3_V06N0003 arc: E1_H02E0201 S3_V06N0103 arc: H00R0000 V02N0401 arc: N1_V02N0401 W1_H02E0401 arc: N1_V02N0501 W1_H02E0501 arc: N1_V02N0601 W3_H06E0303 arc: N3_V06N0003 S3_V06N0303 arc: S3_V06S0203 H06E0203 arc: S3_V06S0303 H06E0303 arc: V00T0000 V02N0601 arc: W1_H02W0101 V02S0101 arc: W1_H02W0201 W3_H06E0103 arc: W1_H02W0301 W3_H06E0003 arc: W1_H02W0601 S1_V02N0601 arc: W1_H02W0701 V02S0701 arc: A0 H02W0701 arc: A1 S1_V02N0701 arc: B0 V00B0000 arc: B1 V00B0000 arc: CE0 H00R0000 arc: CE2 V02S0601 arc: CE3 H02W0101 arc: CLK0 G_HPBX0000 arc: E1_H01E0101 Q4 arc: E1_H02E0401 Q6 arc: E1_H02E0601 Q6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: H01W0000 Q4 arc: H01W0100 Q4 arc: M4 V00T0000 arc: M6 H02W0401 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: S1_V02S0001 Q0 arc: S3_V06S0103 Q1 arc: V00B0000 Q4 arc: V01S0100 Q4 arc: W1_H02W0401 Q4 arc: W3_H06W0303 Q6 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000001010 word: SLICEA.K0.INIT 0110011010101010 word: SLICEA.K1.INIT 0110011010101010 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R40C29:PLC2 arc: E1_H02E0001 S3_V06N0003 arc: E1_H02E0101 S3_V06N0103 arc: E1_H02E0401 S3_V06N0203 arc: E1_H02E0601 V02N0601 arc: E1_H02E0701 S1_V02N0701 arc: H00L0000 E1_H02W0201 arc: H00R0100 E1_H02W0701 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0201 S1_V02N0201 arc: S1_V02S0701 E1_H02W0701 arc: V00B0000 V02N0001 arc: V00T0100 V02N0501 arc: V01S0000 S3_V06N0103 arc: W1_H02W0101 V06S0103 arc: W1_H02W0301 H01E0101 arc: W1_H02W0401 N1_V01S0000 arc: W1_H02W0701 W3_H06E0203 arc: A3 V00T0000 arc: B3 H00R0000 arc: C3 N1_V01S0100 arc: CE0 H00R0100 arc: CE2 H00R0100 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D3 H02E0201 arc: E1_H01E0101 F3 arc: F3 F3_SLICE arc: H00R0000 Q4 arc: M0 V00T0100 arc: M4 V00B0000 arc: M6 H02E0401 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q6 arc: S3_V06S0303 Q6 arc: V00T0000 Q0 arc: V01S0100 Q6 arc: W3_H06W0303 Q6 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1000001001000001 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 .tile R40C2:PLC2 arc: E1_H02E0001 E3_H06W0003 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0401 V02S0401 arc: E3_H06E0203 V06S0203 arc: H00L0000 S1_V02N0001 arc: H00R0000 V02S0401 arc: N1_V02N0101 S1_V02N0101 arc: A1 E1_H01E0001 arc: A3 V00T0000 arc: B1 E1_H01W0100 arc: B2 H02W0301 arc: B3 E1_H01W0100 arc: C1 V02N0601 arc: C2 H00L0000 arc: C3 V02N0401 arc: CE1 H00R0000 arc: CLK0 G_HPBX0000 arc: D1 S1_V02N0201 arc: D2 V02S0201 arc: D3 S1_V02N0201 arc: E1_H01E0001 Q2 arc: E3_H06E0003 F3 arc: E3_H06E0103 F1 arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: MUXCLK1 CLK0 arc: V00T0000 Q2 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0011001101011111 word: SLICEB.K0.INIT 0000110000001111 word: SLICEB.K1.INIT 0101010100111111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 .tile R40C30:PLC2 arc: E1_H02E0301 S3_V06N0003 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0101 H02E0101 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0501 S1_V02N0401 arc: S1_V02S0101 H01E0101 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0401 E1_H01W0000 arc: S1_V02S0601 W1_H02E0601 arc: S1_V02S0701 S3_V06N0203 arc: S3_V06S0203 W3_H06E0203 arc: S3_V06S0303 W3_H06E0303 arc: V00B0000 V02S0001 arc: V00B0100 H02E0701 arc: V00T0000 H02E0001 arc: A5 N1_V01S0100 arc: A7 H00L0000 arc: B5 N1_V01S0000 arc: B7 V00B0000 arc: C5 V00T0000 arc: C7 H02E0601 arc: CE0 E1_H02W0101 arc: CE1 H02W0101 arc: CLK0 G_HPBX0000 arc: D5 W1_H02E0001 arc: D7 S1_V02N0601 arc: E1_H01E0101 F7 arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: M0 V00B0100 arc: M2 W1_H02E0601 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: S1_V02S0001 Q0 arc: S1_V02S0501 F5 arc: V01S0000 Q2 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1000010000100001 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1000001011000011 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 .tile R40C31:PLC2 arc: E1_H02E0601 N1_V01S0000 arc: E1_H02E0701 N1_V01S0100 arc: H00L0000 V02S0201 arc: H00R0000 V02N0401 arc: H00R0100 N1_V02S0701 arc: N1_V02N0301 E1_H02W0301 arc: S1_V02S0101 H02W0101 arc: S1_V02S0301 E1_H01W0100 arc: S1_V02S0401 W1_H02E0401 arc: S1_V02S0701 H01E0101 arc: V00T0000 V02S0601 arc: W1_H02W0101 E1_H01W0100 arc: W1_H02W0201 V06S0103 arc: A5 E1_H01W0000 arc: A6 H00L0000 arc: A7 E1_H01W0000 arc: B1 E1_H02W0301 arc: B4 N1_V01S0000 arc: B5 N1_V02S0501 arc: B6 N1_V01S0000 arc: B7 N1_V02S0501 arc: C0 H00L0100 arc: C1 N1_V01S0100 arc: C4 V02S0201 arc: C5 E1_H02W0401 arc: C6 V00T0000 arc: C7 E1_H02W0401 arc: CE1 H00R0000 arc: CLK0 G_HPBX0000 arc: D0 V01S0100 arc: D1 E1_H02W0201 arc: D3 V02N0201 arc: D4 V02S0601 arc: D5 V02N0601 arc: D6 H00R0100 arc: D7 V00B0000 arc: E1_H01E0001 F7 arc: E1_H01E0101 F7 arc: E1_H02E0401 F6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 F1 arc: H01W0000 F1 arc: LSR1 H02E0301 arc: MUXCLK1 CLK0 arc: MUXLSR1 LSR1 arc: N1_V01N0001 Q3 arc: S1_V02S0501 F5 arc: S3_V06S0003 F0 arc: S3_V06S0203 F7 arc: S3_V06S0303 F5 arc: V00B0000 F6 arc: V01S0000 F4 arc: V01S0100 F6 arc: W1_H02W0701 F7 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000011111111 word: SLICED.K0.INIT 0100000000000000 word: SLICED.K1.INIT 0100000000000000 word: SLICEA.K0.INIT 1111000000000000 word: SLICEA.K1.INIT 0000001100000000 word: SLICEC.K0.INIT 0000001100000000 word: SLICEC.K1.INIT 0100000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 .tile R40C32:PLC2 arc: H00R0000 H02E0401 arc: H00R0100 H02E0701 arc: S1_V02S0301 W1_H02E0301 arc: S1_V02S0601 H01E0001 arc: W1_H02W0101 H01E0101 arc: A2 V02S0701 arc: B2 F3 arc: C2 H00R0100 arc: C3 N1_V01N0001 arc: CE0 V02N0201 arc: CE2 S1_V02N0601 arc: CE3 S1_V02N0601 arc: CLK0 G_HPBX0000 arc: D2 H00R0000 arc: D3 V01S0100 arc: E1_H01E0001 F3 arc: E1_H01E0101 Q4 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: H01W0000 Q4 arc: H01W0100 F2 arc: M0 H02E0601 arc: M4 V00B0000 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q6 arc: N1_V01N0101 Q4 arc: S1_V02S0201 F2 arc: S3_V06S0103 F2 arc: V00B0000 Q6 arc: V00T0000 Q0 arc: V01S0100 Q0 arc: W1_H02W0001 F2 arc: W1_H02W0201 F2 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000100000000000 word: SLICEB.K1.INIT 0000000000001111 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 .tile R40C33:PLC2 arc: W1_H02W0201 H01E0001 arc: W1_H02W0301 H01E0101 arc: W1_H02W0401 H01E0001 .tile R40C34:PLC2 arc: N3_V06N0003 S3_V06N0303 .tile R40C37:PLC2 arc: N3_V06N0103 S3_V06N0003 .tile R40C3:PLC2 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0301 W1_H02E0301 arc: H00R0000 H02E0401 arc: H00R0100 E1_H02W0501 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0201 H06W0103 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0401 V01N0001 arc: N3_V06N0003 S3_V06N0303 arc: S1_V02S0001 V01N0001 arc: S1_V02S0401 H06W0203 arc: S1_V02S0701 H06W0203 arc: S3_V06S0203 E3_H06W0203 arc: V00B0000 S1_V02N0201 arc: V00B0100 S1_V02N0301 arc: W1_H02W0301 S1_V02N0301 arc: B0 W1_H02E0301 arc: B1 S1_V02N0101 arc: B3 W1_H02E0301 arc: B4 H02E0101 arc: B5 H02E0101 arc: B6 H02E0101 arc: C0 H00R0100 arc: C1 H00L0000 arc: C3 V02N0601 arc: C4 H02W0401 arc: C5 E1_H02W0401 arc: C6 V00T0100 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: D0 V02N0201 arc: D1 V02S0201 arc: D2 F0 arc: D3 H02W0001 arc: D4 H00L0100 arc: D5 E1_H01W0100 arc: D6 H02W0201 arc: D7 H01W0000 arc: E1_H01E0101 F5 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H00L0000 F0 arc: H00L0100 F1 arc: H01W0000 F5 arc: H01W0100 Q6 arc: M2 V00B0000 arc: M6 V00B0100 arc: MUXCLK3 CLK0 arc: S1_V02S0201 F2 arc: S1_V02S0601 F4 arc: V00T0100 F1 arc: V01S0100 F2 word: SLICEA.K0.INIT 1111110000110000 word: SLICEA.K1.INIT 1111001111000000 word: SLICEC.K0.INIT 1111001111000000 word: SLICEC.K1.INIT 0011111100001100 word: SLICEB.K0.INIT 1111111100000000 word: SLICEB.K1.INIT 0011111100001100 word: SLICED.K0.INIT 0000110000111111 word: SLICED.K1.INIT 0000000011111111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 .tile R40C40:PLC2 arc: N3_V06N0103 S3_V06N0003 .tile R40C4:PLC2 arc: H00L0100 H02E0301 arc: H00R0000 E1_H02W0401 arc: H00R0100 S1_V02N0501 arc: N1_V02N0001 H06W0003 arc: N1_V02N0101 H02E0101 arc: N1_V02N0301 H06W0003 arc: N1_V02N0601 H02W0601 arc: N3_V06N0203 E3_H06W0203 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 N1_V01S0000 arc: S1_V02S0201 E1_H01W0000 arc: S1_V02S0301 S3_V06N0003 arc: S1_V02S0501 N1_V02S0501 arc: S1_V02S0601 E1_H01W0000 arc: S1_V02S0701 H02W0701 arc: V00B0000 E1_H02W0601 arc: V00B0100 N1_V02S0301 arc: V00T0100 S1_V02N0501 arc: W1_H02W0201 N1_V02S0201 arc: W1_H02W0401 V02S0401 arc: A1 H00L0100 arc: A3 E1_H01E0001 arc: A6 V00T0100 arc: A7 H00L0000 arc: B0 H02W0301 arc: B1 H02E0101 arc: B2 H00R0100 arc: B3 H00L0000 arc: B4 H02W0301 arc: B5 H02E0301 arc: B6 V02S0501 arc: B7 V01S0000 arc: C0 E1_H01W0000 arc: C1 H02W0601 arc: C2 H02W0401 arc: C3 V02N0401 arc: C4 E1_H02W0401 arc: C5 F4 arc: C6 V00B0100 arc: C7 V02N0001 arc: CE1 H02W0101 arc: CE3 H02W0101 arc: CLK0 G_HPBX0000 arc: D0 H00R0000 arc: D1 F0 arc: D2 H01E0101 arc: D3 S1_V02N0201 arc: D4 W1_H02E0001 arc: D5 V00B0000 arc: D6 V02S0601 arc: D7 H02W0001 arc: E1_H01E0001 Q6 arc: E1_H02E0501 F7 arc: E1_H02E0701 F5 arc: E3_H06E0003 F3 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: H01W0100 F1 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F1 arc: N1_V02N0201 F0 arc: S1_V02S0401 F4 arc: V01S0000 Q6 arc: W1_H02W0001 F0 word: SLICED.K0.INIT 0111011101110010 word: SLICED.K1.INIT 0011001101011111 word: SLICEA.K0.INIT 1111001111000000 word: SLICEA.K1.INIT 0001111100001110 word: SLICEB.K0.INIT 1100000011110011 word: SLICEB.K1.INIT 0011001101011111 word: SLICEC.K0.INIT 1111001111000000 word: SLICEC.K1.INIT 1111001111000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 .tile R40C5:PLC2 arc: E1_H02E0101 V01N0101 arc: E1_H02E0301 V01N0101 arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0501 V01N0101 arc: E1_H02E0601 E3_H06W0303 arc: E1_H02E0701 V02N0701 arc: H00L0000 E1_H02W0201 arc: H00L0100 N1_V02S0301 arc: H00R0000 S1_V02N0601 arc: H00R0100 H02E0701 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 E1_H01W0100 arc: N1_V02N0201 V01N0001 arc: N1_V02N0301 V01N0101 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0701 V01N0101 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0101 V01N0101 arc: S1_V02S0201 N1_V01S0000 arc: S1_V02S0401 E1_H02W0401 arc: S1_V02S0501 E1_H02W0501 arc: S3_V06S0003 E3_H06W0003 arc: V00B0000 E1_H02W0401 arc: V00B0100 H02E0701 arc: V00T0100 N1_V02S0501 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0101 N1_V01S0100 arc: W1_H02W0301 V01N0101 arc: W1_H02W0401 V01N0001 arc: W1_H02W0501 E1_H01W0100 arc: W1_H02W0601 V01N0001 arc: A6 E1_H02W0701 arc: A7 V02N0301 arc: B0 W1_H02E0101 arc: B2 V02N0101 arc: B3 W1_H02E0101 arc: B4 W1_H02E0101 arc: B5 W1_H02E0101 arc: B6 H02W0101 arc: B7 V02N0701 arc: C0 H00L0100 arc: C2 F4 arc: C3 H00L0000 arc: C4 E1_H01E0101 arc: C5 V00B0100 arc: C6 V02N0201 arc: C7 F6 arc: D0 V00T0100 arc: D1 V01S0100 arc: D2 V01S0100 arc: D3 H00R0000 arc: D4 H00R0100 arc: D5 E1_H02W0201 arc: D6 W1_H02E0001 arc: D7 V01N0001 arc: E1_H01E0001 F2 arc: E1_H01E0101 F7 arc: E1_H02E0001 F2 arc: F0 F5A_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F6 arc: M0 V00B0000 arc: N1_V01N0001 F4 arc: S1_V02S0001 F0 arc: S1_V02S0701 F5 arc: V01S0100 F3 arc: W1_H02W0701 F5 word: SLICED.K0.INIT 0001101100001111 word: SLICED.K1.INIT 0000000011111110 word: SLICEB.K0.INIT 0011111100001100 word: SLICEB.K1.INIT 1111001111000000 word: SLICEC.K0.INIT 0000110000111111 word: SLICEC.K1.INIT 1111001111000000 word: SLICEA.K0.INIT 1111001111000000 word: SLICEA.K1.INIT 1111111100000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 .tile R40C6:PLC2 arc: E1_H01E0101 E3_H06W0203 arc: E1_H02E0101 E3_H06W0103 arc: E1_H02E0501 E1_H01W0100 arc: E1_H02E0601 V02N0601 arc: E1_H02E0701 V02S0701 arc: H00L0000 H02W0001 arc: H00R0000 E1_H02W0401 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 H02W0301 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0501 H02E0501 arc: N1_V02N0601 E3_H06W0303 arc: S1_V02S0101 E1_H01W0100 arc: S1_V02S0401 H01E0001 arc: S1_V02S0501 W1_H02E0501 arc: S1_V02S0701 E1_H02W0701 arc: S3_V06S0103 E3_H06W0103 arc: S3_V06S0203 H06W0203 arc: V00B0100 V02N0101 arc: V00T0000 S1_V02N0601 arc: W1_H02W0101 N1_V01S0100 arc: W1_H02W0401 E1_H01W0000 arc: A1 H02W0701 arc: A3 H02W0701 arc: A5 H02W0701 arc: B0 H02E0301 arc: B1 E1_H02W0101 arc: B2 H02E0301 arc: B3 H00R0000 arc: B4 H02E0101 arc: B5 H02W0101 arc: B6 H02E0101 arc: B7 H02W0301 arc: C0 H02W0601 arc: C1 H00L0000 arc: C2 H00L0100 arc: C3 E1_H02W0601 arc: C4 V02N0201 arc: C5 V00T0000 arc: C6 H02E0401 arc: C7 F4 arc: D0 V02N0201 arc: D1 V00B0100 arc: D2 E1_H02W0201 arc: D3 H02W0001 arc: D4 H00L0100 arc: D5 H02W0001 arc: D6 H01W0000 arc: D7 V00B0000 arc: E1_H01E0001 F1 arc: E1_H02E0401 F6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 F3 arc: H01W0000 F1 arc: H01W0100 F0 arc: V00B0000 F6 arc: V01S0000 F5 arc: V01S0100 F2 arc: W1_H02W0601 F4 arc: W3_H06W0103 F2 arc: W3_H06W0203 F7 word: SLICEB.K0.INIT 1111110000110000 word: SLICEB.K1.INIT 0001101100001111 word: SLICEC.K0.INIT 1111110000110000 word: SLICEC.K1.INIT 0010011100110011 word: SLICEA.K0.INIT 1111110000110000 word: SLICEA.K1.INIT 0001000010111111 word: SLICED.K0.INIT 1111110000110000 word: SLICED.K1.INIT 1111001111000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 .tile R40C7:PLC2 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0201 E3_H06W0103 arc: E1_H02E0401 N1_V01S0000 arc: E1_H02E0701 V06N0203 arc: H00L0000 V02S0201 arc: H00L0100 N1_V02S0101 arc: H00R0000 E1_H02W0401 arc: N1_V02N0001 V01N0001 arc: N1_V02N0301 W1_H02E0301 arc: N1_V02N0401 E1_H01W0000 arc: N1_V02N0501 W1_H02E0501 arc: N1_V02N0601 S3_V06N0303 arc: N1_V02N0701 W1_H02E0701 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0203 H06W0203 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0101 H02E0101 arc: S1_V02S0601 W1_H02E0601 arc: S3_V06S0003 E1_H01W0000 arc: S3_V06S0303 N1_V02S0501 arc: V00B0000 V02N0001 arc: V00B0100 H02E0701 arc: V00T0100 V02N0501 arc: W1_H02W0001 E1_H02W0001 arc: W1_H02W0101 H01E0101 arc: W1_H02W0401 S1_V02N0401 arc: W1_H02W0501 E1_H01W0100 arc: W1_H02W0601 H01E0001 arc: W1_H02W0701 E1_H01W0100 arc: A0 S1_V02N0501 arc: A4 H02E0501 arc: A5 V02S0101 arc: B0 W1_H02E0301 arc: B1 H01W0100 arc: B2 V02N0301 arc: B3 H02W0301 arc: B4 H00R0000 arc: B5 E1_H02W0301 arc: B7 N1_V02S0501 arc: C0 H00L0100 arc: C1 H02E0601 arc: C2 H02E0401 arc: C3 V02N0401 arc: C4 H02E0601 arc: C5 E1_H02W0601 arc: C6 E1_H01E0101 arc: C7 S1_V02N0201 arc: CE1 V02S0201 arc: CE2 V02N0601 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D0 N1_V02S0001 arc: D1 N1_V02S0001 arc: D2 V00B0100 arc: D3 V00T0100 arc: D4 V01N0001 arc: D5 H00R0100 arc: D6 V00B0000 arc: D7 S1_V02N0601 arc: E1_H01E0101 Q7 arc: E1_H02E0601 F6 arc: E3_H06E0003 Q3 arc: E3_H06E0203 Q7 arc: E3_H06E0303 Q5 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0100 F7 arc: H01W0000 F4 arc: H01W0100 Q5 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F1 arc: N1_V01N0101 Q3 arc: N1_V02N0201 F0 arc: V01S0000 Q3 arc: V01S0100 Q3 arc: W1_H02W0201 F2 arc: W1_H02W0301 Q3 arc: W3_H06W0003 Q3 word: SLICEB.K0.INIT 1111001111000000 word: SLICEB.K1.INIT 1100111100001111 word: SLICEA.K0.INIT 1111110011101110 word: SLICEA.K1.INIT 0000111100110011 word: SLICED.K0.INIT 0000111111110000 word: SLICED.K1.INIT 1111001111000000 word: SLICEC.K0.INIT 0001110100001111 word: SLICEC.K1.INIT 1111001000100010 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ .tile R40C8:PLC2 arc: E1_H02E0001 W3_H06E0003 arc: E1_H02E0101 N1_V01S0100 arc: E1_H02E0301 S3_V06N0003 arc: E1_H02E0401 W3_H06E0203 arc: E1_H02E0601 E1_H01W0000 arc: E3_H06E0203 W3_H06E0103 arc: H00L0100 S1_V02N0301 arc: H00R0000 V02N0601 arc: H00R0100 H02E0701 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0501 S3_V06N0303 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0101 V01N0101 arc: S1_V02S0301 E1_H02W0301 arc: S1_V02S0401 E1_H01W0000 arc: S1_V02S0601 V01N0001 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 E1_H01W0100 arc: S3_V06S0203 E3_H06W0203 arc: S3_V06S0303 H06W0303 arc: V00T0000 E1_H02W0201 arc: V00T0100 S1_V02N0701 arc: W1_H02W0101 V02N0101 arc: W1_H02W0301 S3_V06N0003 arc: W1_H02W0401 V02N0401 arc: W1_H02W0601 S1_V02N0601 arc: A0 E1_H01E0001 arc: A1 H00L0100 arc: A5 V00T0000 arc: B0 E1_H01W0100 arc: B1 V02N0301 arc: B5 V02S0501 arc: C0 S1_V02N0401 arc: C1 H00R0100 arc: C5 S1_V02N0201 arc: CE0 H00R0000 arc: CE1 V02N0201 arc: CE3 V02N0601 arc: CLK0 G_HPBX0000 arc: D0 H02W0001 arc: D1 V02S0201 arc: D5 H02W0201 arc: E1_H01E0001 Q1 arc: E1_H01E0101 F5 arc: E3_H06E0103 Q1 arc: E3_H06E0303 Q6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F5 F5_SLICE arc: H01W0000 Q1 arc: H01W0100 Q1 arc: M2 V00B0000 arc: M6 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q2 arc: N1_V02N0101 Q1 arc: N1_V02N0301 Q1 arc: V00B0000 Q6 arc: V01S0000 F5 arc: W1_H02W0201 F0 arc: W1_H02W0701 F5 arc: W3_H06W0003 F0 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0101111111110011 word: SLICEA.K0.INIT 0001101100001111 word: SLICEA.K1.INIT 0000000001000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ .tile R40C9:PLC2 arc: E1_H02E0001 V02N0001 arc: E1_H02E0101 W1_H02E0001 arc: E1_H02E0201 V02N0201 arc: E1_H02E0301 W1_H02E0201 arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0501 V02N0501 arc: E1_H02E0701 W1_H02E0601 arc: E3_H06E0303 S3_V06N0303 arc: H00L0000 E1_H02W0001 arc: H00L0100 E1_H02W0101 arc: H00R0000 V02S0601 arc: H00R0100 S1_V02N0501 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0101 E3_H06W0103 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0001 H06W0003 arc: S1_V02S0101 H06W0103 arc: S1_V02S0201 N3_V06S0103 arc: S1_V02S0301 H02E0301 arc: S1_V02S0501 H02W0501 arc: S3_V06S0003 E3_H06W0003 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0303 E1_H01W0100 arc: V00B0000 E1_H02W0601 arc: V00B0100 V02S0301 arc: V00T0000 H02W0201 arc: V01S0000 S3_V06N0103 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0201 V01N0001 arc: W1_H02W0301 H01E0101 arc: W1_H02W0401 H01E0001 arc: W1_H02W0601 V02N0601 arc: B1 V00T0000 arc: B2 H00R0000 arc: B7 N1_V02S0501 arc: C0 H00R0100 arc: C1 V02S0601 arc: C2 H00R0100 arc: C3 H00R0100 arc: C6 E1_H01E0101 arc: C7 W1_H02E0401 arc: CE0 H00L0000 arc: CE2 H00L0000 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D0 V01S0100 arc: D1 V01S0100 arc: D2 V01S0100 arc: D3 V01S0100 arc: D6 V00B0000 arc: D7 S1_V02N0601 arc: E1_H01E0001 Q4 arc: E1_H01E0101 Q7 arc: E1_H02E0601 Q4 arc: E3_H06E0103 Q1 arc: E3_H06E0203 Q7 arc: F0 F5A_SLICE arc: F1 FXA_SLICE arc: F2 F5B_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q4 arc: H01W0100 Q1 arc: M0 V00B0100 arc: M1 H00L0100 arc: M2 V00B0100 arc: M4 H02W0401 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 F6 arc: N1_V02N0301 Q1 arc: S1_V02S0601 Q4 arc: S3_V06S0203 Q4 arc: V01S0100 F7 arc: W3_H06W0203 Q4 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000111111110000 word: SLICED.K1.INIT 1111001111000000 word: SLICEB.K0.INIT 1100111111000000 word: SLICEB.K1.INIT 0000111100000000 word: SLICEA.K0.INIT 1111111111110000 word: SLICEA.K1.INIT 1111001111000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.A1MUX 1 .tile R41C10:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0001 W1_H02E0501 arc: E1_H02E0101 W1_H02E0101 arc: E1_H02E0301 N1_V02S0301 arc: E1_H02E0401 V02S0401 arc: E1_H02E0501 E1_H01W0100 arc: E1_H02E0601 N1_V02S0601 arc: E1_H02E0701 W1_H02E0601 arc: E3_H06E0003 S3_V06N0003 arc: H00L0000 V02S0001 arc: H00L0100 S1_V02N0301 arc: H00R0000 W1_H02E0601 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 H06W0003 arc: N1_V02N0201 H06E0103 arc: N1_V02N0301 E3_H06W0003 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0501 H01E0101 arc: N1_V02N0601 W1_H02E0601 arc: N1_V02N0701 H01E0101 arc: N3_V06N0003 S3_V06N0303 arc: S1_V02S0001 E3_H06W0003 arc: S1_V02S0101 E1_H01W0100 arc: S1_V02S0301 H01E0101 arc: S1_V02S0701 S3_V06N0203 arc: S3_V06S0003 E3_H06W0003 arc: S3_V06S0203 H06E0203 arc: S3_V06S0303 H06E0303 arc: V00B0000 W1_H02E0601 arc: V00T0000 S1_V02N0401 arc: V00T0100 E1_H02W0301 arc: V01S0000 S3_V06N0103 arc: W1_H02W0001 V02S0001 arc: W1_H02W0101 E1_H02W0001 arc: W1_H02W0201 V02N0201 arc: W1_H02W0301 S3_V06N0003 arc: W1_H02W0401 H01E0001 arc: W1_H02W0501 V02N0501 arc: W1_H02W0601 E1_H02W0301 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0303 E3_H06W0203 arc: A0 V02S0701 arc: A3 H02E0501 arc: A5 H02E0501 arc: A7 H00R0000 arc: B0 V01N0001 arc: B1 S1_V02N0101 arc: B3 H00L0000 arc: B5 H00L0000 arc: B7 V01S0000 arc: C0 H02W0401 arc: C1 E1_H01W0000 arc: C3 S1_V02N0401 arc: C4 V00B0100 arc: C5 V00T0000 arc: C6 V02N0001 arc: C7 H02E0601 arc: CE0 E1_H02W0101 arc: CE1 H00L0100 arc: CE2 H00L0100 arc: CLK0 G_HPBX0000 arc: D0 S1_V02N0201 arc: D1 H02W0201 arc: D3 V01S0100 arc: D4 H02W0001 arc: D5 H00R0100 arc: D6 V00B0000 arc: D7 V02S0601 arc: E1_H01E0101 Q1 arc: E1_H02E0201 F0 arc: E3_H06E0103 Q2 arc: E3_H06E0203 F4 arc: E3_H06E0303 Q5 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0100 F7 arc: H01W0100 F6 arc: M2 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0101 Q1 arc: S3_V06S0103 Q2 arc: V00B0100 Q5 arc: V01S0100 F7 arc: W3_H06W0103 Q2 word: SLICEA.K0.INIT 0011110001011010 word: SLICEA.K1.INIT 1111001100000011 word: SLICED.K0.INIT 0000111100000000 word: SLICED.K1.INIT 0000010001010100 word: SLICEC.K0.INIT 0000111111110000 word: SLICEC.K1.INIT 1100000011010001 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1100000011010001 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 .tile R41C11:PLC2 arc: E1_H02E0101 E1_H01W0100 arc: E1_H02E0301 V02N0301 arc: E1_H02E0401 V01N0001 arc: E1_H02E0601 E1_H01W0000 arc: E1_H02E0701 E1_H01W0100 arc: E3_H06E0103 W1_H02E0201 arc: H00L0000 H02E0001 arc: H00R0000 H02E0401 arc: H00R0100 H02W0501 arc: N1_V02N0001 W1_H02E0001 arc: N1_V02N0101 H01E0101 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0301 W1_H02E0301 arc: N1_V02N0401 H06W0203 arc: N1_V02N0601 H01E0001 arc: N1_V02N0701 S1_V02N0701 arc: N3_V06N0203 E3_H06W0203 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0101 N1_V02S0001 arc: S1_V02S0301 N1_V02S0201 arc: S1_V02S0501 N1_V02S0401 arc: S1_V02S0701 N1_V02S0601 arc: S3_V06S0103 H06W0103 arc: V00B0100 W1_H02E0701 arc: V00T0000 E1_H02W0001 arc: V01S0000 S3_V06N0103 arc: W1_H02W0001 H01E0001 arc: W1_H02W0201 V06S0103 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0401 E1_H02W0101 arc: A5 H02E0701 arc: A7 W1_H02E0701 arc: B3 H01W0100 arc: B4 E1_H02W0301 arc: B5 V01S0000 arc: B7 S1_V02N0701 arc: C1 H02E0601 arc: C2 H02E0601 arc: C3 H00L0000 arc: C4 H02W0601 arc: C5 W1_H02E0601 arc: C6 V00B0100 arc: C7 W1_H02E0401 arc: CLK0 G_HPBX0000 arc: D1 S1_V02N0001 arc: D2 S1_V02N0001 arc: D3 H00R0000 arc: D4 V00B0000 arc: D5 H00R0100 arc: D6 V02N0601 arc: D7 V02N0601 arc: E1_H01E0001 F4 arc: E1_H01E0101 F1 arc: E1_H02E0001 F2 arc: E1_H02E0201 F2 arc: E1_H02E0501 F5 arc: E3_H06E0203 F4 arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H01W0000 F2 arc: H01W0100 F2 arc: LSR0 H02E0301 arc: LSR1 H02E0301 arc: M6 V00T0000 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXLSR1 LSR0 arc: MUXLSR2 LSR1 arc: N1_V01N0001 F2 arc: S1_V02S0201 F2 arc: S3_V06S0203 Q4 arc: V00B0000 F6 arc: V01S0100 F2 arc: W3_H06W0003 Q3 arc: W3_H06W0103 F2 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111000011111111 word: SLICEC.K0.INIT 1100000011001111 word: SLICEC.K1.INIT 0000000101010001 word: SLICEB.K0.INIT 0000000000001111 word: SLICEB.K1.INIT 0000001100000000 word: SLICED.K0.INIT 1111111100001111 word: SLICED.K1.INIT 1010100000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 .tile R41C12:PLC2 arc: E1_H02E0001 E1_H01W0000 arc: E1_H02E0101 H01E0101 arc: E1_H02E0201 H01E0001 arc: E1_H02E0301 E1_H01W0100 arc: E1_H02E0501 W1_H02E0501 arc: E1_H02E0601 W1_H02E0601 arc: E1_H02E0701 H01E0101 arc: E3_H06E0003 V01N0001 arc: E3_H06E0103 W1_H02E0201 arc: E3_H06E0203 W3_H06E0103 arc: E3_H06E0303 V01N0101 arc: H00L0000 S1_V02N0001 arc: H00L0100 W1_H02E0101 arc: H00R0000 H02E0601 arc: H00R0100 H02W0701 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 H02E0001 arc: N1_V02N0101 H06E0103 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0501 H06E0303 arc: N1_V02N0601 H06W0303 arc: N1_V02N0701 S3_V06N0203 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0001 E1_H02W0001 arc: S1_V02S0101 V01N0101 arc: S1_V02S0201 H02W0201 arc: S1_V02S0301 N1_V02S0301 arc: S1_V02S0401 N1_V02S0401 arc: S1_V02S0601 W1_H02E0601 arc: S3_V06S0003 H06E0003 arc: S3_V06S0103 H06W0103 arc: S3_V06S0203 H06W0203 arc: V00B0000 N1_V02S0201 arc: V00B0100 S1_V02N0301 arc: V00T0000 H02E0201 arc: V00T0100 E1_H02W0301 arc: W1_H02W0001 S3_V06N0003 arc: W1_H02W0101 H01E0101 arc: W1_H02W0301 S3_V06N0003 arc: W1_H02W0401 V02N0401 arc: W1_H02W0501 S3_V06N0303 arc: W1_H02W0601 V02S0601 arc: W3_H06W0203 E1_H02W0701 arc: A4 H02E0701 arc: A6 H00R0000 arc: B4 N1_V02S0501 arc: B5 H00R0000 arc: B6 V00B0000 arc: B7 V02S0501 arc: C1 S1_V02N0601 arc: C2 H00L0100 arc: C3 H00L0000 arc: C4 V02N0201 arc: C5 V00B0100 arc: C6 V02N0201 arc: C7 S1_V02N0201 arc: CE2 H00R0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: D1 V00T0100 arc: D2 V00T0100 arc: D3 V00T0100 arc: D4 H02W0201 arc: D5 E1_H02W0001 arc: D6 H02W0201 arc: D7 E1_H02W0001 arc: E1_H01E0001 F6 arc: E1_H02E0401 F4 arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q7 arc: H01W0100 Q5 arc: LSR1 V00T0000 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR2 LSR1 arc: MUXLSR3 LSR1 arc: N1_V01N0101 F1 arc: N3_V06N0003 F3 arc: S1_V02S0501 Q5 arc: S1_V02S0701 Q7 arc: V01S0000 F2 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000111111110000 word: SLICEB.K0.INIT 0000111111110000 word: SLICEB.K1.INIT 0000111111110000 word: SLICEC.K0.INIT 0101101000111100 word: SLICEC.K1.INIT 1100110011110000 word: SLICED.K0.INIT 0101101000111100 word: SLICED.K1.INIT 1100110011110000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 .tile R41C13:PLC2 arc: E1_H02E0001 W1_H02E0501 arc: E1_H02E0101 V02S0101 arc: E1_H02E0201 W1_H02E0201 arc: E1_H02E0301 V01N0101 arc: E1_H02E0501 V02N0501 arc: E1_H02E0601 E3_H06W0303 arc: E1_H02E0701 S3_V06N0203 arc: E3_H06E0203 H01E0001 arc: H00L0000 N1_V02S0201 arc: H00L0100 V02N0101 arc: H00R0000 V02N0601 arc: H00R0100 V02N0701 arc: N1_V02N0101 H02W0101 arc: N1_V02N0401 H02W0401 arc: N1_V02N0601 H06W0303 arc: N1_V02N0701 H06E0203 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 W3_H06E0003 arc: S1_V02S0401 W1_H02E0401 arc: S1_V02S0701 N1_V02S0601 arc: S3_V06S0103 H06E0103 arc: S3_V06S0303 H06W0303 arc: V00B0000 S1_V02N0201 arc: V00B0100 S1_V02N0101 arc: V00T0000 V02S0601 arc: V00T0100 S1_V02N0701 arc: W1_H02W0001 E1_H02W0001 arc: W1_H02W0101 V02N0101 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0301 E1_H02W0201 arc: W1_H02W0701 V02N0701 arc: W3_H06W0003 S3_V06N0003 arc: W3_H06W0103 E3_H06W0103 arc: A0 E1_H01E0001 arc: A3 V02S0701 arc: A4 V02N0301 arc: A6 N1_V01N0101 arc: B0 E1_H02W0301 arc: B1 W1_H02E0101 arc: B3 E1_H02W0101 arc: B4 H00L0000 arc: B5 V01S0000 arc: B6 V02S0501 arc: B7 V00T0000 arc: C0 H00L0100 arc: C1 S1_V02N0401 arc: C3 N1_V02S0401 arc: C4 V02N0201 arc: C5 V00B0100 arc: C6 V02N0201 arc: C7 V00T0100 arc: CE0 H00R0100 arc: CE2 H00R0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: D0 S1_V02N0201 arc: D1 H02W0001 arc: D3 H00R0000 arc: D4 V00B0000 arc: D5 H02W0001 arc: D6 V00B0000 arc: D7 H02W0001 arc: E1_H01E0001 Q1 arc: E1_H01E0101 F0 arc: E1_H02E0401 F4 arc: E3_H06E0303 F6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q5 arc: H01W0100 F3 arc: LSR0 W1_H02E0301 arc: LSR1 W1_H02E0301 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR2 LSR0 arc: MUXLSR3 LSR1 arc: N1_V01N0001 Q1 arc: N1_V01N0101 Q7 arc: S1_V02S0301 Q1 arc: S1_V02S0501 Q5 arc: S3_V06S0203 Q7 arc: V01S0000 Q7 arc: V01S0100 Q5 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1000001101101011 word: SLICED.K0.INIT 0101101000111100 word: SLICED.K1.INIT 1100110011110000 word: SLICEA.K0.INIT 0101101000111100 word: SLICEA.K1.INIT 1100110011110000 word: SLICEC.K0.INIT 0101101000111100 word: SLICEC.K1.INIT 1100110011110000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 .tile R41C14:PLC2 arc: E1_H02E0101 H01E0101 arc: E1_H02E0201 V01N0001 arc: E1_H02E0301 W1_H02E0201 arc: E1_H02E0401 V02N0401 arc: E1_H02E0501 W1_H02E0401 arc: E1_H02E0601 W1_H02E0301 arc: H00L0000 V02N0201 arc: H00R0000 W1_H02E0601 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 W1_H02E0101 arc: N1_V02N0201 H06W0103 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0401 E3_H06W0203 arc: N1_V02N0601 S3_V06N0303 arc: N1_V02N0701 W1_H02E0701 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0401 E3_H06W0203 arc: S1_V02S0501 E1_H02W0501 arc: S1_V02S0701 H06E0203 arc: S3_V06S0003 N1_V01S0000 arc: S3_V06S0103 H06E0103 arc: S3_V06S0203 E3_H06W0203 arc: S3_V06S0303 E1_H01W0100 arc: V00B0000 S1_V02N0201 arc: V00B0100 S1_V02N0301 arc: V00T0000 V02S0601 arc: W1_H02W0001 E1_H02W0001 arc: W1_H02W0101 N1_V02S0101 arc: W1_H02W0301 E1_H02W0301 arc: W1_H02W0401 E1_H01W0000 arc: W1_H02W0701 E1_H02W0601 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0103 E1_H01W0100 arc: W3_H06W0203 E1_H02W0701 arc: W3_H06W0303 E3_H06W0203 arc: A0 E1_H01E0001 arc: A2 H00L0100 arc: A4 V02N0101 arc: A6 N1_V01N0101 arc: B0 N1_V02S0101 arc: B1 V02N0301 arc: B2 H02E0101 arc: B3 H00R0100 arc: B4 N1_V02S0701 arc: B5 H02E0301 arc: B6 V00T0000 arc: B7 V01S0000 arc: C0 H00L0000 arc: C1 H02W0401 arc: C2 H00L0000 arc: C3 V02N0601 arc: C4 V02N0201 arc: C5 V02N0001 arc: C6 V02N0201 arc: C7 V00B0100 arc: CE0 H00R0000 arc: CE1 H00R0000 arc: CE2 S1_V02N0601 arc: CE3 S1_V02N0601 arc: CLK0 G_HPBX0000 arc: D0 S1_V02N0201 arc: D1 E1_H02W0001 arc: D2 S1_V02N0201 arc: D3 E1_H02W0001 arc: D4 V00B0000 arc: D5 E1_H02W0001 arc: D6 V00B0000 arc: D7 E1_H02W0001 arc: E1_H01E0001 Q1 arc: E1_H01E0101 F4 arc: E1_H02E0001 F0 arc: E1_H02E0701 Q7 arc: E3_H06E0103 F2 arc: E3_H06E0303 F6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 Q3 arc: H00R0100 Q7 arc: LSR0 W1_H02E0501 arc: LSR1 W1_H02E0501 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR1 LSR0 arc: MUXLSR2 LSR1 arc: MUXLSR3 LSR0 arc: N1_V01N0101 Q7 arc: S1_V02S0101 Q1 arc: S1_V02S0301 Q3 arc: V01S0000 Q1 arc: V01S0100 Q5 word: SLICEB.K0.INIT 0101101000111100 word: SLICEB.K1.INIT 1100110011110000 word: SLICED.K0.INIT 0101101000111100 word: SLICED.K1.INIT 1100110011110000 word: SLICEA.K0.INIT 0101101000111100 word: SLICEA.K1.INIT 1100110011110000 word: SLICEC.K0.INIT 0101101000111100 word: SLICEC.K1.INIT 1100110011110000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 .tile R41C15:PLC2 arc: E1_H01E0101 W3_H06E0203 arc: E1_H02E0101 V06N0103 arc: E1_H02E0201 W1_H02E0201 arc: E1_H02E0401 V02N0401 arc: E1_H02E0501 E1_H01W0100 arc: E1_H02E0601 V02N0601 arc: E1_H02E0701 E3_H06W0203 arc: E3_H06E0103 W3_H06E0003 arc: H00L0100 V02S0301 arc: H00R0000 N1_V02S0601 arc: H00R0100 W1_H02E0501 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 E1_H01W0000 arc: N1_V02N0101 W3_H06E0103 arc: N1_V02N0401 E3_H06W0203 arc: N1_V02N0601 S1_V02N0301 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0001 H02W0001 arc: S1_V02S0101 H06E0103 arc: S1_V02S0201 E3_H06W0103 arc: S1_V02S0301 H01E0101 arc: S1_V02S0401 W1_H02E0401 arc: S1_V02S0501 H06E0303 arc: S1_V02S0701 H02E0701 arc: S3_V06S0203 E3_H06W0203 arc: V00B0100 W1_H02E0701 arc: V00T0000 N1_V02S0401 arc: W1_H02W0101 V06S0103 arc: W1_H02W0201 V01N0001 arc: W1_H02W0301 V06S0003 arc: W1_H02W0401 S1_V02N0401 arc: W3_H06W0103 E3_H06W0103 arc: W3_H06W0203 E3_H06W0203 arc: W3_H06W0303 E3_H06W0203 arc: A1 H00L0100 arc: A3 H00L0100 arc: A4 N1_V01N0101 arc: B0 H02W0101 arc: B1 V00T0000 arc: B2 H02W0101 arc: B3 N1_V02S0301 arc: B4 S1_V02N0501 arc: B6 H02E0301 arc: C0 E1_H02W0401 arc: C1 H02E0601 arc: C2 H02E0401 arc: C3 F4 arc: C4 V02S0201 arc: C5 S1_V02N0001 arc: C6 W1_H02E0601 arc: CE0 N1_V02S0201 arc: CE1 N1_V02S0201 arc: CE2 E1_H02W0101 arc: CE3 E1_H02W0101 arc: CLK0 G_HPBX0000 arc: D0 V00T0100 arc: D1 V00B0100 arc: D2 V01S0100 arc: D3 H00R0000 arc: D4 H00R0100 arc: D5 V00B0000 arc: D6 W1_H02E0001 arc: D7 F2 arc: E3_H06E0303 Q6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H01W0000 Q6 arc: H01W0100 Q5 arc: M6 H02W0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q5 arc: N1_V02N0201 F0 arc: S3_V06S0103 F2 arc: S3_V06S0303 Q5 arc: V00B0000 F6 arc: V00T0100 F1 arc: V01S0000 Q5 arc: V01S0100 F3 arc: W1_H02W0001 Q2 arc: W3_H06W0003 Q0 word: SLICEC.K0.INIT 1001000101111001 word: SLICEC.K1.INIT 1111000000000000 word: SLICEA.K0.INIT 0000110000111111 word: SLICEA.K1.INIT 0110001011111011 word: SLICEB.K0.INIT 0000110000111111 word: SLICEB.K1.INIT 0110001011111011 word: SLICED.K0.INIT 0000000011001111 word: SLICED.K1.INIT 1111111100000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 .tile R41C16:PLC2 arc: E1_H02E0001 E3_H06W0003 arc: E1_H02E0101 H01E0101 arc: E1_H02E0201 V02N0201 arc: E1_H02E0301 W1_H02E0201 arc: E1_H02E0401 V06S0203 arc: E1_H02E0601 W3_H06E0303 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0103 W3_H06E0103 arc: H00L0000 E1_H02W0201 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0401 E3_H06W0203 arc: N1_V02N0501 H02W0501 arc: N1_V02N0601 E1_H02W0601 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S1_V02N0401 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0101 W1_H02E0101 arc: S1_V02S0201 H02E0201 arc: S1_V02S0401 E3_H06W0203 arc: S1_V02S0501 W1_H02E0501 arc: S1_V02S0601 H06E0303 arc: S1_V02S0701 H06E0203 arc: S3_V06S0103 W3_H06E0103 arc: S3_V06S0203 E3_H06W0203 arc: V00B0000 H02E0601 arc: V00B0100 V02S0301 arc: V00T0100 E1_H02W0301 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0101 N1_V02S0101 arc: W1_H02W0401 V06S0203 arc: W1_H02W0501 E3_H06W0303 arc: W1_H02W0701 E3_H06W0203 arc: A4 H02E0501 arc: A5 V02S0101 arc: B3 S1_V02N0101 arc: B4 V02S0701 arc: B5 V02N0701 arc: C2 H00L0000 arc: C3 E1_H02W0401 arc: C4 H02W0601 arc: C5 V00T0100 arc: CE2 H02W0101 arc: CE3 H02W0101 arc: CLK0 G_HPBX0000 arc: D2 V01S0100 arc: D3 E1_H02W0201 arc: D4 V00B0000 arc: D5 E1_H01W0100 arc: E1_H01E0001 F3 arc: E1_H01E0101 F2 arc: E3_H06E0303 Q5 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: H01W0000 F3 arc: H01W0100 Q5 arc: M6 V00B0100 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q6 arc: S3_V06S0003 F3 arc: S3_V06S0303 Q5 arc: V01S0100 F3 arc: W1_H02W0301 F3 arc: W1_H02W0601 Q6 arc: W3_H06W0003 F3 arc: W3_H06W0203 F4 arc: W3_H06W0303 Q5 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000011110000 word: SLICEB.K1.INIT 1100000000000000 word: SLICEC.K0.INIT 0001110100001111 word: SLICEC.K1.INIT 1111100010001000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ .tile R41C17:PLC2 arc: E1_H02E0001 V02N0001 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0201 V06S0103 arc: E3_H06E0003 V01N0001 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0203 W3_H06E0103 arc: H00L0100 E1_H02W0101 arc: H00R0000 H02E0401 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0201 V01N0001 arc: N1_V02N0301 H01E0101 arc: N1_V02N0401 H01E0001 arc: N1_V02N0701 W1_H02E0701 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0303 S1_V02N0501 arc: S1_V02S0501 H06E0303 arc: S1_V02S0701 W1_H02E0701 arc: S3_V06S0103 W3_H06E0103 arc: V00T0000 S1_V02N0601 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0401 V02N0401 arc: W1_H02W0501 E1_H02W0501 arc: W1_H02W0601 V06S0303 arc: W3_H06W0103 V01N0101 arc: W3_H06W0203 E3_H06W0103 arc: B6 W1_H02E0101 arc: B7 W1_H02E0101 arc: C6 W1_H02E0401 arc: C7 W1_H02E0401 arc: CE1 N1_V02S0201 arc: CLK0 G_HPBX0000 arc: D4 S1_V02N0401 arc: D5 S1_V02N0401 arc: D6 H02W0001 arc: D7 H02W0001 arc: F0 F5A_SLICE arc: F1 FXA_SLICE arc: F2 F5B_SLICE arc: F3 FXB_SLICE arc: F4 F5C_SLICE arc: F5 FXC_SLICE arc: F6 F5D_SLICE arc: H01W0100 F3 arc: M0 V00T0000 arc: M1 H00L0100 arc: M2 V00T0000 arc: M3 H00R0000 arc: M4 V00T0000 arc: M5 H00L0100 arc: M6 V00T0000 arc: MUXCLK1 CLK0 arc: N1_V01N0001 Q3 arc: N1_V01N0101 Q3 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111111111111111 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1111111111111111 word: SLICEC.K0.INIT 1111111100000000 word: SLICEC.K1.INIT 1111111100000000 word: SLICED.K0.INIT 1111110011110000 word: SLICED.K1.INIT 1111110011110000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 .tile R41C18:PLC2 arc: E1_H02E0101 V02N0101 arc: E1_H02E0301 E3_H06W0003 arc: E1_H02E0501 S1_V02N0501 arc: E1_H02E0601 W1_H02E0601 arc: E3_H06E0303 V06S0303 arc: H00L0000 V02N0001 arc: H00L0100 V02N0101 arc: H00R0100 H02W0701 arc: N1_V02N0001 W1_H02E0001 arc: N1_V02N0101 E3_H06W0103 arc: N1_V02N0201 E3_H06W0103 arc: N1_V02N0301 H06W0003 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0501 H06E0303 arc: N1_V02N0601 S1_V02N0301 arc: N1_V02N0701 S1_V02N0701 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 W3_H06E0003 arc: S1_V02S0101 E1_H02W0101 arc: S1_V02S0201 H06E0103 arc: S1_V02S0301 W1_H02E0301 arc: S1_V02S0401 H06W0203 arc: S1_V02S0701 W3_H06E0203 arc: S3_V06S0103 H06W0103 arc: S3_V06S0203 H06W0203 arc: V00B0100 E1_H02W0501 arc: W1_H02W0001 V06N0003 arc: W1_H02W0201 V02N0201 arc: W1_H02W0301 S3_V06N0003 arc: W1_H02W0401 V02S0401 arc: W1_H02W0601 N1_V02S0601 arc: A1 H00R0000 arc: A3 V00B0000 arc: B0 V02S0101 arc: B1 V02N0101 arc: B2 H01W0100 arc: B3 W1_H02E0101 arc: C0 H00R0100 arc: C1 H00L0000 arc: C2 H00R0100 arc: C3 H00L0100 arc: CE0 V02S0201 arc: CE1 V02S0201 arc: CE2 H02E0101 arc: CE3 H02E0101 arc: CLK0 G_HPBX0000 arc: D0 S1_V02N0201 arc: D1 S1_V02N0001 arc: D2 W1_H02E0201 arc: D3 V02N0001 arc: E1_H01E0001 Q0 arc: E3_H06E0003 F3 arc: E3_H06E0103 F1 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: H00R0000 Q4 arc: H01W0100 Q6 arc: M4 V00B0100 arc: M6 H02W0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q4 arc: N3_V06N0103 Q2 arc: V00B0000 Q6 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 1100111111000000 word: SLICEB.K1.INIT 1100101010101010 word: SLICEA.K0.INIT 1100111111000000 word: SLICEA.K1.INIT 1110101000101010 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 .tile R41C19:PLC2 arc: E1_H02E0101 W1_H02E0101 arc: E1_H02E0201 E1_H01W0000 arc: E1_H02E0401 S3_V06N0203 arc: E1_H02E0501 V02N0501 arc: E1_H02E0601 H01E0001 arc: H00L0000 W1_H02E0001 arc: H00L0100 V02N0101 arc: H00R0000 H02E0601 arc: H00R0100 V02N0701 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0201 W1_H02E0201 arc: N1_V02N0301 E1_H01W0100 arc: N1_V02N0401 V01N0001 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 S1_V02N0201 arc: N3_V06N0203 S1_V02N0401 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0601 N1_V02S0601 arc: S3_V06S0103 E1_H01W0100 arc: S3_V06S0203 H06W0203 arc: S3_V06S0303 E1_H01W0100 arc: V00B0100 V02S0301 arc: V00T0000 V02N0601 arc: V00T0100 H02W0301 arc: W1_H02W0101 E1_H01W0100 arc: W1_H02W0401 E1_H02W0401 arc: W1_H02W0501 S3_V06N0303 arc: W1_H02W0701 V02N0701 arc: W3_H06W0103 S3_V06N0103 arc: W3_H06W0303 E1_H01W0100 arc: A3 V00B0000 arc: A7 N1_V01N0101 arc: B2 H01W0100 arc: B3 H00R0000 arc: B6 V01S0000 arc: B7 H02E0101 arc: C2 H00R0100 arc: C3 H00L0100 arc: C6 V00T0000 arc: C7 V00T0100 arc: CE0 W1_H02E0101 arc: CE1 H00L0000 arc: CE2 W1_H02E0101 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D2 V02N0001 arc: D3 V00T0100 arc: D6 V02S0601 arc: D7 V02N0401 arc: E1_H01E0001 Q6 arc: E3_H06E0003 F3 arc: E3_H06E0203 F7 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0100 Q4 arc: M0 V00B0100 arc: M4 H02W0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q2 arc: N1_V01N0101 Q0 arc: V00B0000 Q4 arc: V01S0000 Q0 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 1100111111000000 word: SLICEB.K1.INIT 1100101010101010 word: SLICED.K0.INIT 1100111111000000 word: SLICED.K1.INIT 1110101000101010 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 .tile R41C20:PLC2 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0301 W1_H02E0301 arc: E1_H02E0401 V02N0401 arc: H00L0100 E1_H02W0301 arc: H00R0000 V02S0601 arc: N1_V02N0001 H06E0003 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0201 H01E0001 arc: N1_V02N0401 V01N0001 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0601 H02E0601 arc: N1_V02N0701 S3_V06N0203 arc: S1_V02S0001 S3_V06N0003 arc: S1_V02S0201 E1_H01W0000 arc: S1_V02S0301 E1_H01W0100 arc: S1_V02S0501 W1_H02E0501 arc: S3_V06S0103 N1_V02S0201 arc: V00B0000 E1_H02W0401 arc: V00T0000 S1_V02N0401 arc: V00T0100 H02W0301 arc: W1_H02W0101 W3_H06E0103 arc: W1_H02W0301 N1_V02S0301 arc: W1_H02W0401 V02N0401 arc: W1_H02W0501 S3_V06N0303 arc: W3_H06W0003 V01N0001 arc: A7 E1_H01W0000 arc: B2 H01W0100 arc: B3 H01W0100 arc: B6 V00B0100 arc: B7 V02S0701 arc: C2 H02E0401 arc: C3 F6 arc: C6 V00T0000 arc: C7 V02S0001 arc: CE0 H02E0101 arc: CE2 H02E0101 arc: CLK0 G_HPBX0000 arc: D2 H02E0201 arc: D3 E1_H02W0001 arc: D6 V00B0000 arc: D7 H00L0100 arc: E3_H06E0103 Q1 arc: E3_H06E0203 Q4 arc: F0 F5A_SLICE arc: F1 FXA_SLICE arc: F2 F5B_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F6 arc: H01W0100 F7 arc: M0 H02W0601 arc: M1 H00R0000 arc: M2 H02W0601 arc: M4 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0001 F1 arc: N1_V02N0301 Q1 arc: S3_V06S0203 F7 arc: V00B0100 F7 arc: V01S0100 F7 arc: W3_H06W0203 F7 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000011110011 word: SLICED.K1.INIT 1000000000000000 word: SLICEA.K0.INIT 1111111111111111 word: SLICEA.K1.INIT 1111111111111111 word: SLICEB.K0.INIT 1100111100000000 word: SLICEB.K1.INIT 1111000011000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 .tile R41C21:PLC2 arc: E1_H02E0001 V06N0003 arc: E1_H02E0101 W1_H02E0101 arc: E1_H02E0301 V02N0301 arc: E1_H02E0401 V01N0001 arc: E1_H02E0501 E1_H01W0100 arc: E3_H06E0303 W1_H02E0501 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0101 H06W0103 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 N1_V01S0100 arc: N1_V02N0501 N1_V01S0100 arc: N1_V02N0701 S3_V06N0203 arc: N3_V06N0103 S1_V02N0101 arc: S1_V02S0001 E1_H02W0001 arc: S1_V02S0101 W3_H06E0103 arc: S1_V02S0301 H06W0003 arc: S1_V02S0501 V01N0101 arc: S1_V02S0701 E1_H02W0701 arc: S3_V06S0003 E1_H01W0000 arc: S3_V06S0103 W3_H06E0103 arc: V00B0000 E1_H02W0401 arc: V00T0000 H02W0201 arc: V00T0100 W1_H02E0101 arc: V01S0000 S3_V06N0103 arc: V01S0100 S3_V06N0303 arc: W1_H02W0301 V02S0301 arc: W1_H02W0401 V01N0001 arc: W1_H02W0601 N1_V01S0000 arc: W3_H06W0003 S3_V06N0003 arc: A6 N1_V01N0101 arc: B6 N1_V02S0501 arc: B7 S1_V02N0501 arc: C6 V02S0201 arc: C7 V00T0100 arc: CE3 V02N0601 arc: CLK0 G_HPBX0000 arc: D6 V00B0000 arc: D7 H02E0001 arc: E1_H01E0001 F6 arc: E1_H02E0701 Q7 arc: E3_H06E0103 Q2 arc: E3_H06E0203 Q7 arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q7 arc: H01W0100 Q7 arc: LSR0 H02E0301 arc: LSR1 H02E0301 arc: M2 V00T0000 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR1 LSR0 arc: MUXLSR3 LSR1 arc: N1_V01N0101 Q7 arc: S1_V02S0201 Q2 arc: S3_V06S0203 Q7 arc: W1_H02W0201 Q2 arc: W3_H06W0103 Q2 arc: W3_H06W0203 Q7 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0010000000000000 word: SLICED.K1.INIT 0000110000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 .tile R41C22:PLC2 arc: E1_H02E0101 N1_V01S0100 arc: E1_H02E0301 N1_V02S0301 arc: E1_H02E0501 E3_H06W0303 arc: E1_H02E0601 V02S0601 arc: E1_H02E0701 N1_V02S0701 arc: E3_H06E0203 H01E0001 arc: H00R0000 E1_H02W0601 arc: N1_V02N0001 W3_H06E0003 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0501 S3_V06N0303 arc: S1_V02S0001 H02E0001 arc: S1_V02S0101 W3_H06E0103 arc: S1_V02S0601 E1_H02W0601 arc: S1_V02S0701 H02W0701 arc: S3_V06S0103 W3_H06E0103 arc: S3_V06S0303 W3_H06E0303 arc: V00B0000 H02E0401 arc: V00B0100 E1_H02W0501 arc: V00T0000 V02S0401 arc: W1_H02W0001 V02N0001 arc: W1_H02W0301 E1_H01W0100 arc: W1_H02W0401 V06S0203 arc: W1_H02W0501 V06N0303 arc: W3_H06W0003 E1_H01W0000 arc: A7 H02W0501 arc: B6 V01S0000 arc: B7 V00B0100 arc: C6 S1_V02N0001 arc: C7 H02W0601 arc: CE0 S1_V02N0201 arc: CE1 H00R0000 arc: CE2 H00R0000 arc: CE3 H02E0101 arc: CLK0 G_HPBX0000 arc: D6 V02N0401 arc: D7 H02W0201 arc: E1_H01E0101 Q2 arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q6 arc: H01W0100 Q0 arc: M0 V00T0000 arc: M2 V00B0000 arc: M4 W1_H02E0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q4 arc: S3_V06S0203 F7 arc: V01S0000 F7 arc: W1_H02W0201 Q0 arc: W3_H06W0203 F7 arc: W3_H06W0303 Q6 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 1111001111000000 word: SLICED.K1.INIT 1000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 .tile R41C23:PLC2 arc: E1_H02E0101 W3_H06E0103 arc: E1_H02E0201 W3_H06E0103 arc: E1_H02E0301 V02N0301 arc: E1_H02E0401 V06S0203 arc: E1_H02E0501 N1_V02S0501 arc: E1_H02E0601 V02N0601 arc: E3_H06E0003 S3_V06N0003 arc: E3_H06E0103 S3_V06N0103 arc: E3_H06E0203 W3_H06E0203 arc: E3_H06E0303 S3_V06N0303 arc: H00L0100 S1_V02N0101 arc: H00R0000 N1_V02S0401 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0501 S1_V02N0501 arc: N1_V02N0701 E1_H02W0701 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0101 W3_H06E0103 arc: S1_V02S0301 H01E0101 arc: S3_V06S0103 W3_H06E0103 arc: S3_V06S0203 W3_H06E0203 arc: S3_V06S0303 N1_V02S0601 arc: V00B0000 N1_V02S0001 arc: V00B0100 N1_V02S0301 arc: V00T0000 N1_V02S0401 arc: W1_H02W0001 E1_H01W0000 arc: W1_H02W0201 N1_V02S0201 arc: W1_H02W0501 N1_V02S0501 arc: W1_H02W0601 V06S0303 arc: W1_H02W0701 W3_H06E0203 arc: W3_H06W0103 S3_V06N0103 arc: A0 W1_H02E0701 arc: A1 H00R0000 arc: A2 W1_H02E0501 arc: A3 V00B0000 arc: A4 H02E0701 arc: A5 V00T0000 arc: A7 W1_H02E0501 arc: B0 H02E0101 arc: B1 W1_H02E0301 arc: B2 V02S0301 arc: B3 H02E0301 arc: B4 V00B0100 arc: B5 V02N0501 arc: B7 V02N0501 arc: C0 H02E0601 arc: C1 V02N0401 arc: C2 H00L0100 arc: C3 N1_V01N0001 arc: C4 H02W0401 arc: C5 S1_V02N0201 arc: C7 E1_H02W0601 arc: D0 V00T0100 arc: D1 V01S0100 arc: D2 V02S0201 arc: D3 S1_V02N0001 arc: D4 H00R0100 arc: D5 V02S0601 arc: D7 V02S0401 arc: E1_H01E0001 F2 arc: E1_H01E0101 F0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H00R0100 F5 arc: H01W0000 F4 arc: H01W0100 F1 arc: V00T0100 F1 arc: V01S0000 F3 arc: V01S0100 F7 arc: W1_H02W0401 F4 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1000001001000001 word: SLICEB.K0.INIT 1000001001000001 word: SLICEB.K1.INIT 1000010000100001 word: SLICEC.K0.INIT 1001000000000000 word: SLICEC.K1.INIT 1000010000100001 word: SLICEA.K0.INIT 0000100000000000 word: SLICEA.K1.INIT 1001000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ .tile R41C24:PLC2 arc: E1_H02E0001 V02S0001 arc: E1_H02E0101 N1_V01S0100 arc: E1_H02E0201 W3_H06E0103 arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0501 H01E0101 arc: E3_H06E0303 W3_H06E0303 arc: H00L0100 V02S0101 arc: H00R0100 E1_H02W0701 arc: N1_V02N0001 W3_H06E0003 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0501 S3_V06N0303 arc: N1_V02N0601 H06E0303 arc: N3_V06N0103 E3_H06W0103 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0101 H02E0101 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0301 S3_V06N0003 arc: S1_V02S0401 H06E0203 arc: S1_V02S0701 N1_V02S0601 arc: S3_V06S0003 N1_V01S0000 arc: S3_V06S0103 H06E0103 arc: V00B0100 W1_H02E0501 arc: V00T0100 H02E0101 arc: W1_H02W0401 H01E0001 arc: W1_H02W0501 N1_V02S0501 arc: W1_H02W0601 S1_V02N0601 arc: W3_H06W0003 S3_V06N0003 arc: W3_H06W0103 E3_H06W0103 arc: A3 V02N0701 arc: A5 H02E0501 arc: A6 V02N0101 arc: A7 V00T0100 arc: B3 V02N0301 arc: B4 E1_H02W0301 arc: B5 N1_V02S0501 arc: B6 V00B0100 arc: B7 H02W0101 arc: C3 V02N0601 arc: C4 S1_V02N0201 arc: C5 H02E0401 arc: C6 H02E0601 arc: C7 V02S0201 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: D3 S1_V02N0001 arc: D4 H00L0100 arc: D5 H02W0001 arc: D6 S1_V02N0401 arc: D7 V02N0401 arc: E1_H01E0001 F4 arc: E1_H02E0401 F4 arc: E1_H02E0601 F4 arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F3 arc: LSR1 H02E0301 arc: MUXCLK3 CLK0 arc: MUXLSR3 LSR1 arc: N1_V01N0001 F5 arc: V01S0000 F6 arc: V01S0100 Q7 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0001001101011111 word: SLICEC.K0.INIT 0000001100000000 word: SLICEC.K1.INIT 1000000000000000 word: SLICED.K0.INIT 0011001101011111 word: SLICED.K1.INIT 0111000001111010 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ .tile R41C25:PLC2 arc: E1_H02E0001 V02N0001 arc: E1_H02E0201 W1_H02E0201 arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0401 W1_H02E0101 arc: E3_H06E0203 S3_V06N0203 arc: H00L0000 E1_H02W0001 arc: H00L0100 H02E0101 arc: H00R0100 V02N0701 arc: N1_V02N0201 H02E0201 arc: N1_V02N0301 W3_H06E0003 arc: N1_V02N0501 E1_H01W0100 arc: N1_V02N0701 W3_H06E0203 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0001 E1_H01W0000 arc: S1_V02S0301 H02E0301 arc: S1_V02S0401 N1_V01S0000 arc: S3_V06S0103 N1_V01S0100 arc: V00B0000 H02W0401 arc: V00B0100 H02E0501 arc: V01S0000 S3_V06N0103 arc: W1_H02W0001 N1_V02S0001 arc: W1_H02W0101 V02S0101 arc: W1_H02W0601 S1_V02N0601 arc: W1_H02W0701 S1_V02N0701 arc: A7 H02E0501 arc: B7 V00B0000 arc: C5 H02W0401 arc: C6 V00B0100 arc: C7 V02N0201 arc: D5 H02E0001 arc: D6 H00R0100 arc: D7 H02E0001 arc: F0 F5A_SLICE arc: F1 FXA_SLICE arc: F2 F5B_SLICE arc: F3 FXB_SLICE arc: F4 F5C_SLICE arc: F5 FXC_SLICE arc: F6 F5D_SLICE arc: M0 H01E0001 arc: M1 H00L0100 arc: M2 H02E0601 arc: M3 H00L0000 arc: M4 H02E0401 arc: M5 H00L0100 arc: M6 H02E0401 arc: S3_V06S0003 F3 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1111111111110000 word: SLICED.K0.INIT 1111111111110000 word: SLICED.K1.INIT 1111111111111110 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 .tile R41C26:PLC2 arc: E1_H02E0001 N1_V02S0001 arc: E1_H02E0301 N1_V02S0301 arc: E1_H02E0401 W3_H06E0203 arc: H00L0000 V02S0001 arc: H00R0000 H02E0401 arc: H00R0100 S1_V02N0701 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0201 W3_H06E0103 arc: N1_V02N0301 H06E0003 arc: N1_V02N0401 V01N0001 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0601 E1_H01W0000 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 H06E0103 arc: S1_V02S0301 N1_V02S0301 arc: S1_V02S0401 N1_V01S0000 arc: S1_V02S0501 H06E0303 arc: S1_V02S0701 H06E0203 arc: S3_V06S0203 H06E0203 arc: S3_V06S0303 N1_V01S0100 arc: V00B0000 V02S0201 arc: V00B0100 N1_V02S0301 arc: V00T0000 V02S0401 arc: V00T0100 H02W0101 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0401 E1_H02W0401 arc: W1_H02W0701 S1_V02N0701 arc: A0 H00L0100 arc: A1 H00R0000 arc: A3 E1_H01E0001 arc: A4 S1_V02N0101 arc: A5 V00T0100 arc: A6 V00T0100 arc: A7 V00T0100 arc: B0 H02W0301 arc: B1 V00B0000 arc: B3 H02E0301 arc: B4 H02W0101 arc: B5 V00B0100 arc: B6 V00B0100 arc: B7 V00B0100 arc: C0 H02W0601 arc: C1 H00L0000 arc: C3 V02N0601 arc: C4 V00B0100 arc: C5 V00T0000 arc: C6 V00T0000 arc: C7 V00T0000 arc: CE0 H00R0100 arc: CLK0 G_HPBX0000 arc: D0 H02W0201 arc: D1 H02E0001 arc: D3 S1_V02N0001 arc: D4 V02S0401 arc: D5 V02S0601 arc: D6 H02E0201 arc: D7 V00B0000 arc: E1_H01E0001 Q1 arc: E1_H01E0101 F7 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 Q1 arc: H01W0000 F3 arc: H01W0100 F6 arc: LSR0 H02W0501 arc: MUXCLK0 CLK0 arc: MUXLSR0 LSR0 arc: N1_V01N0001 F5 arc: S3_V06S0003 F0 arc: V01S0100 F4 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0001001101011111 word: SLICED.K0.INIT 1111010010110000 word: SLICED.K1.INIT 1111010010110000 word: SLICEA.K0.INIT 0011001101011111 word: SLICEA.K1.INIT 0111000001111010 word: SLICEC.K0.INIT 1110111100100000 word: SLICEC.K1.INIT 1111010010110000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ .tile R41C27:PLC2 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0201 S3_V06N0103 arc: E1_H02E0401 V02N0401 arc: H00L0000 V02N0001 arc: H00L0100 N1_V02S0101 arc: H00R0100 V02N0701 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0101 H06W0103 arc: N1_V02N0201 H06W0103 arc: N1_V02N0401 H02E0401 arc: N1_V02N0701 H01E0101 arc: N3_V06N0003 E1_H01W0000 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0601 H06E0303 arc: S3_V06S0003 N1_V01S0000 arc: S3_V06S0103 N1_V01S0100 arc: S3_V06S0203 W3_H06E0203 arc: V00B0100 N1_V02S0101 arc: V00T0000 H02E0001 arc: V00T0100 H02W0301 arc: W1_H02W0001 E1_H02W0001 arc: W1_H02W0101 N1_V02S0101 arc: W1_H02W0201 E1_H02W0701 arc: W1_H02W0301 E1_H01W0100 arc: W1_H02W0501 S3_V06N0303 arc: W1_H02W0601 S1_V02N0601 arc: A1 E1_H01E0001 arc: A7 V02N0101 arc: B0 V00B0000 arc: B1 H02E0301 arc: B6 V02N0501 arc: B7 H02E0301 arc: C0 H02W0601 arc: C1 H00L0100 arc: C6 H02W0601 arc: C7 V00B0100 arc: CE0 H00L0000 arc: CE1 H00R0100 arc: CE2 H00R0100 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D0 H02W0201 arc: D1 V02N0201 arc: D6 V02N0601 arc: D7 V02S0401 arc: E1_H01E0001 Q4 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q2 arc: M2 V00T0000 arc: M4 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q6 arc: N1_V01N0101 Q0 arc: N1_V02N0301 F1 arc: N1_V02N0501 F7 arc: V00B0000 Q4 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 1100111111000000 word: SLICED.K1.INIT 1110101000101010 word: SLICEA.K0.INIT 1100111111000000 word: SLICEA.K1.INIT 1110101000101010 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 .tile R41C28:PLC2 arc: E1_H02E0401 S3_V06N0203 arc: H00L0000 E1_H02W0001 arc: H00R0000 H02W0401 arc: H00R0100 S1_V02N0501 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0501 S3_V06N0303 arc: N1_V02N0601 H02W0601 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0203 H06E0203 arc: S1_V02S0201 H02W0201 arc: S1_V02S0701 E1_H02W0701 arc: V00T0100 E1_H02W0101 arc: W1_H02W0201 V02N0201 arc: W1_H02W0301 V02N0301 arc: W1_H02W0401 W3_H06E0203 arc: W1_H02W0501 N1_V01S0100 arc: W1_H02W0601 V06N0303 arc: B3 H02W0301 arc: B5 H00R0000 arc: C3 H02W0401 arc: C5 E1_H02W0601 arc: CE0 H00R0100 arc: CE1 H00L0000 arc: CE2 H00L0000 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: D3 H02E0001 arc: D5 H02E0201 arc: F3 F3_SLICE arc: F5 F5_SLICE arc: H01W0000 Q3 arc: H01W0100 Q0 arc: M0 V00T0100 arc: M6 H02E0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V02N0701 Q5 arc: W3_H06W0303 Q6 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1111110000001100 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1111110000110000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 .tile R41C29:PLC2 arc: E1_H02E0001 V01N0001 arc: E1_H02E0101 V01N0101 arc: E1_H02E0301 N1_V01S0100 arc: E1_H02E0601 N1_V02S0601 arc: H00R0100 V02S0701 arc: N1_V02N0001 N1_V01S0000 arc: N1_V02N0201 W3_H06E0103 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0601 S1_V02N0601 arc: S1_V02S0301 N1_V01S0100 arc: S1_V02S0601 N1_V02S0601 arc: S3_V06S0103 E1_H01W0100 arc: V00B0000 N1_V02S0201 arc: V00B0100 V02N0101 arc: V00T0000 S1_V02N0601 arc: V00T0100 N1_V02S0501 arc: W1_H02W0001 V02N0001 arc: W1_H02W0201 S3_V06N0103 arc: W1_H02W0301 E1_H01W0100 arc: W1_H02W0401 N1_V02S0401 arc: W1_H02W0601 S3_V06N0303 arc: W1_H02W0701 S1_V02N0701 arc: A4 N1_V01N0101 arc: A5 N1_V01N0101 arc: B4 V01S0000 arc: B5 H00L0000 arc: C4 S1_V02N0001 arc: C5 V00T0000 arc: CE0 H00R0100 arc: CE1 H00R0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: D4 S1_V02N0601 arc: D5 V02N0401 arc: E1_H01E0101 F5 arc: F4 F4_SLICE arc: F5 F5_SLICE arc: H00L0000 Q0 arc: M0 V00T0100 arc: M2 V00B0100 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q6 arc: S3_V06S0203 F4 arc: V01S0000 Q2 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 1000001011000011 word: SLICEC.K1.INIT 1100010000110001 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ .tile R41C2:PLC2 arc: E1_H02E0101 V02N0101 arc: E1_H02E0401 V02N0401 arc: E3_H06E0303 V06S0303 arc: H01W0000 E3_H06W0103 arc: N1_V02N0001 H06W0003 arc: N1_V02N0101 H06W0103 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0601 S1_V02N0601 arc: N1_V02N0701 H06W0203 arc: S1_V02S0201 E1_H01W0000 arc: S1_V02S0701 E1_H01W0100 arc: S3_V06S0103 H06W0103 arc: V00T0100 E1_H02W0101 arc: C3 V02N0401 arc: D3 V00T0100 arc: E1_H02E0301 F3 arc: E3_H06E0003 F3 arc: F3 F3_SLICE word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000111100000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 .tile R41C30:PLC2 arc: E1_H02E0001 V06S0003 arc: E1_H02E0501 V02S0501 arc: H00L0000 V02N0201 arc: H00R0000 H02W0601 arc: H00R0100 H02W0501 arc: N1_V02N0001 S3_V06N0003 arc: S1_V02S0201 N1_V01S0000 arc: S1_V02S0401 W1_H02E0401 arc: V00B0000 H02W0401 arc: V00T0000 H02E0001 arc: V00T0100 E1_H02W0101 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0601 S3_V06N0303 arc: W1_H02W0701 S3_V06N0203 arc: A0 V02N0701 arc: A2 V02S0701 arc: A4 V02S0101 arc: A5 E1_H01W0000 arc: B0 H02E0301 arc: B1 V00B0000 arc: B2 H00L0000 arc: B3 V02N0101 arc: B4 H01E0101 arc: B5 H02W0301 arc: B6 V00T0000 arc: C0 H00L0100 arc: C1 V02S0401 arc: C2 H00R0100 arc: C3 N1_V02S0601 arc: C4 V00B0100 arc: C5 S1_V02N0001 arc: C6 H02E0601 arc: CE3 H02W0101 arc: CLK0 G_HPBX0000 arc: D0 V00T0100 arc: D1 H00R0000 arc: D2 H00R0000 arc: D3 F2 arc: D4 H02W0201 arc: D5 S1_V02N0401 arc: D6 H00L0100 arc: D7 H02E0001 arc: E1_H01E0001 F3 arc: E1_H01E0101 F6 arc: E1_H02E0201 F2 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 F1 arc: H01W0100 Q7 arc: LSR0 E1_H02W0301 arc: LSR1 E1_H02W0301 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR0 arc: MUXLSR1 LSR0 arc: MUXLSR3 LSR1 arc: N1_V02N0201 F2 arc: N3_V06N0103 Q2 arc: S3_V06S0203 F4 arc: V00B0100 F5 arc: V01S0000 F1 arc: V01S0100 Q0 arc: W1_H02W0001 Q2 arc: W1_H02W0201 Q0 arc: W3_H06W0103 Q2 word: SLICEC.K0.INIT 1000000000000000 word: SLICEC.K1.INIT 1000000000000000 word: SLICED.K0.INIT 1111110000000000 word: SLICED.K1.INIT 0000000011111111 word: SLICEB.K0.INIT 1000111100000000 word: SLICEB.K1.INIT 1111111111000000 word: SLICEA.K0.INIT 1111111100101010 word: SLICEA.K1.INIT 1100000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 .tile R41C31:PLC2 arc: H00L0000 S1_V02N0001 arc: H00L0100 V02S0101 arc: H00R0000 H02W0401 arc: N1_V02N0201 H02E0201 arc: N1_V02N0401 H01E0001 arc: N1_V02N0601 N1_V01S0000 arc: S1_V02S0301 V01N0101 arc: S1_V02S0501 S3_V06N0303 arc: S1_V02S0701 S3_V06N0203 arc: V00T0000 S1_V02N0601 arc: V00T0100 W1_H02E0101 arc: V01S0000 S3_V06N0103 arc: W1_H02W0101 H01E0101 arc: W1_H02W0201 V01N0001 arc: W1_H02W0401 N1_V01S0000 arc: W1_H02W0501 V02S0501 arc: W1_H02W0601 V06S0303 arc: A2 E1_H01E0001 arc: A3 E1_H01E0001 arc: A4 V02N0301 arc: A5 H02E0501 arc: B2 H00R0000 arc: B3 E1_H01W0100 arc: B4 H00L0000 arc: B5 V02S0701 arc: B7 S1_V02N0701 arc: C2 V02S0401 arc: C3 V02N0401 arc: C4 V00B0100 arc: C5 E1_H01E0101 arc: C7 V00T0000 arc: CE0 H00L0100 arc: CLK0 G_HPBX0000 arc: D2 V02N0001 arc: D3 V02N0201 arc: D4 S1_V02N0401 arc: D5 H02E0001 arc: D7 V02N0601 arc: E1_H01E0001 Q0 arc: E1_H01E0101 F7 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H01W0000 F2 arc: M0 V00T0100 arc: MUXCLK0 CLK0 arc: S3_V06S0203 F4 arc: V00B0100 F5 arc: W1_H02W0301 F3 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1111001100000000 word: SLICEB.K0.INIT 1100001101000001 word: SLICEB.K1.INIT 1000110000100011 word: SLICEC.K0.INIT 1000000000000000 word: SLICEC.K1.INIT 1000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ .tile R41C32:PLC2 arc: N1_V02N0201 S1_V02N0201 arc: N3_V06N0003 S3_V06N0003 arc: V00B0000 S1_V02N0001 arc: V00T0100 V02N0501 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0301 V02S0301 arc: CE2 V02S0601 arc: CE3 V02S0601 arc: CLK0 G_HPBX0000 arc: H01W0100 Q4 arc: M4 V00T0100 arc: M6 V00B0000 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: W1_H02W0401 Q6 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R41C33:PLC2 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0203 S3_V06N0203 .tile R41C34:PLC2 arc: N3_V06N0103 S3_V06N0003 .tile R41C35:PLC2 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S3_V06N0303 .tile R41C36:PLC2 arc: N3_V06N0203 S3_V06N0203 .tile R41C37:PLC2 arc: N3_V06N0003 S3_V06N0003 .tile R41C38:PLC2 arc: N3_V06N0303 S3_V06N0303 .tile R41C39:PLC2 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0103 .tile R41C3:PLC2 arc: E1_H02E0101 V02N0101 arc: E1_H02E0201 E1_H01W0000 arc: E1_H02E0401 W1_H02E0401 arc: E1_H02E0601 S1_V02N0601 arc: H00L0000 V02N0201 arc: H00R0000 H02W0601 arc: N1_V02N0201 H06W0103 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0601 E1_H02W0601 arc: N3_V06N0003 H06W0003 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0201 E3_H06W0103 arc: S1_V02S0601 E1_H02W0601 arc: S1_V02S0701 H02W0701 arc: V00B0000 V02N0201 arc: V00T0100 V02S0701 arc: W1_H02W0401 V01N0001 arc: B0 H02E0101 arc: B1 V02N0101 arc: B2 H02E0101 arc: B3 V02N0101 arc: B4 H02E0101 arc: B5 H00L0000 arc: B6 H02E0101 arc: B7 V00B0000 arc: C0 E1_H02W0601 arc: C1 V02S0401 arc: C2 N1_V01S0100 arc: C3 N1_V02S0601 arc: C4 V00B0100 arc: C5 V00T0100 arc: C6 E1_H02W0601 arc: C7 E1_H02W0601 arc: D0 V02S0001 arc: D1 H00R0000 arc: D2 V01S0100 arc: D3 E1_H02W0201 arc: D4 H00R0100 arc: D5 E1_H02W0001 arc: D6 H00R0100 arc: D7 E1_H01W0100 arc: E1_H01E0001 F0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0100 F7 arc: H01W0000 F6 arc: H01W0100 F4 arc: N1_V01N0001 F1 arc: S1_V02S0001 F2 arc: S1_V02S0101 F3 arc: S1_V02S0401 F4 arc: S1_V02S0501 F5 arc: V00B0100 F5 arc: V01S0000 F6 arc: V01S0100 F3 word: SLICEA.K0.INIT 0011111100001100 word: SLICEA.K1.INIT 0011000011111100 word: SLICEB.K0.INIT 1111001111000000 word: SLICEB.K1.INIT 1111001111000000 word: SLICEC.K0.INIT 1111110000110000 word: SLICEC.K1.INIT 1111001111000000 word: SLICED.K0.INIT 0011111100001100 word: SLICED.K1.INIT 0000110000111111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 .tile R41C40:PLC2 arc: N3_V06N0103 S3_V06N0003 .tile R41C41:PLC2 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0303 S3_V06N0303 .tile R41C42:PLC2 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0103 .tile R41C43:PLC2 arc: N3_V06N0103 S3_V06N0003 .tile R41C44:PLC2 arc: N3_V06N0303 S3_V06N0303 .tile R41C4:PLC2 arc: E1_H02E0001 V02N0001 arc: E1_H02E0101 W1_H02E0101 arc: E1_H02E0301 V01N0101 arc: E1_H02E0501 S1_V02N0501 arc: E1_H02E0601 W1_H02E0301 arc: H00R0000 W1_H02E0401 arc: H00R0100 V02S0501 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0101 E3_H06W0103 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0601 E3_H06W0303 arc: S1_V02S0101 H02E0101 arc: S1_V02S0201 E1_H01W0000 arc: S1_V02S0301 N1_V02S0201 arc: S1_V02S0401 E1_H01W0000 arc: S1_V02S0601 H01E0001 arc: V00B0100 H02W0501 arc: V00T0000 V02N0401 arc: V00T0100 V02S0701 arc: W1_H02W0401 S1_V02N0401 arc: W1_H02W0701 V06S0203 arc: A0 H00R0000 arc: A1 H02W0501 arc: B0 E1_H01W0100 arc: B1 V02N0101 arc: B2 W1_H02E0101 arc: B3 V02S0301 arc: B5 H02W0101 arc: B6 W1_H02E0101 arc: C0 H00L0100 arc: C1 H02W0401 arc: C2 E1_H01W0000 arc: C3 S1_V02N0601 arc: C5 H02W0601 arc: C6 V02S0001 arc: CE1 S1_V02N0201 arc: CE3 V02N0601 arc: CLK0 G_HPBX0000 arc: D0 V00T0100 arc: D1 V02S0201 arc: D2 N1_V02S0001 arc: D3 F2 arc: D4 V02S0401 arc: D5 V02S0601 arc: D6 H00R0100 arc: D7 F2 arc: E1_H01E0001 F0 arc: E1_H01E0101 F0 arc: E1_H02E0401 Q6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F5D_SLICE arc: H00L0100 F1 arc: H01W0000 Q3 arc: H01W0100 F4 arc: M4 V00B0100 arc: M6 V00T0000 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: W1_H02W0101 F1 arc: W1_H02W0601 F4 word: SLICEB.K0.INIT 0011111100001100 word: SLICEB.K1.INIT 0000110000001111 word: SLICEA.K0.INIT 1010100011111101 word: SLICEA.K1.INIT 0000000000000001 word: SLICEC.K0.INIT 0000000011111111 word: SLICEC.K1.INIT 1111000011110011 word: SLICED.K0.INIT 0000110000111111 word: SLICED.K1.INIT 0000000011111111 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 .tile R41C5:PLC2 arc: E1_H02E0001 V02N0001 arc: E1_H02E0101 V02N0101 arc: E1_H02E0201 W1_H02E0201 arc: E1_H02E0301 E1_H01W0100 arc: E1_H02E0601 S1_V02N0601 arc: E1_H02E0701 V02N0701 arc: E3_H06E0203 S3_V06N0203 arc: H00L0000 H02W0201 arc: H00L0100 N1_V02S0101 arc: H00R0000 H02W0601 arc: H00R0100 V02S0701 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0201 H06W0103 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0701 S3_V06N0203 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0001 N1_V02S0501 arc: S1_V02S0101 V01N0101 arc: S1_V02S0601 H01E0001 arc: S1_V02S0701 H01E0101 arc: V00B0000 W1_H02E0601 arc: V00B0100 H02W0501 arc: V00T0000 V02S0401 arc: V00T0100 V02N0701 arc: W1_H02W0001 N1_V02S0001 arc: W1_H02W0101 V02S0101 arc: W1_H02W0201 V06S0103 arc: W1_H02W0401 S3_V06N0203 arc: W1_H02W0501 E1_H02W0401 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0103 E3_H06W0103 arc: W3_H06W0203 E3_H06W0103 arc: A4 V02N0301 arc: B0 W1_H02E0101 arc: B2 V02N0301 arc: B4 V02N0701 arc: B5 W1_H02E0101 arc: B6 V02S0501 arc: B7 H02E0101 arc: C0 E1_H02W0601 arc: C2 H00L0100 arc: C4 H02W0601 arc: C5 H02W0401 arc: C6 W1_H02E0401 arc: C7 F6 arc: CE1 H00L0000 arc: CLK0 G_HPBX0000 arc: D0 V00B0100 arc: D1 H00R0000 arc: D2 H02E0001 arc: D3 V02S0201 arc: D4 H00R0100 arc: D5 V02N0601 arc: D6 V00B0000 arc: D7 N1_V02S0601 arc: E1_H01E0001 F5 arc: E1_H01E0101 F4 arc: F0 F5A_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F6 arc: H01W0100 F6 arc: M0 V00T0000 arc: M2 V00T0100 arc: MUXCLK1 CLK0 arc: N1_V01N0001 F6 arc: S1_V02S0201 Q2 arc: V01S0000 F0 arc: V01S0100 F7 arc: W1_H02W0601 F6 word: SLICED.K0.INIT 1100000000000000 word: SLICED.K1.INIT 0000110000111111 word: SLICEB.K0.INIT 0000110000111111 word: SLICEB.K1.INIT 0000000011111111 word: SLICEA.K0.INIT 1111001111000000 word: SLICEA.K1.INIT 1111111100000000 word: SLICEC.K0.INIT 0011001000010000 word: SLICEC.K1.INIT 1111110000110000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 .tile R41C6:PLC2 arc: E1_H02E0001 W1_H02E0501 arc: E1_H02E0201 S3_V06N0103 arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0401 E3_H06W0203 arc: E1_H02E0501 E1_H01W0100 arc: H00L0100 N1_V02S0101 arc: H00R0000 W1_H02E0401 arc: H00R0100 E1_H02W0701 arc: N1_V02N0001 E1_H01W0000 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0201 N1_V01S0000 arc: N1_V02N0301 H02W0301 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0601 S3_V06N0303 arc: N1_V02N0701 S1_V02N0601 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0001 E1_H02W0001 arc: S1_V02S0301 E1_H02W0301 arc: S1_V02S0401 W1_H02E0401 arc: S1_V02S0601 H06W0303 arc: S3_V06S0103 H06W0103 arc: S3_V06S0303 H06W0303 arc: V00B0000 N1_V02S0001 arc: V00B0100 H02E0701 arc: V00T0100 S1_V02N0501 arc: W1_H02W0201 E1_H02W0701 arc: W1_H02W0401 V06S0203 arc: W1_H02W0501 N1_V02S0501 arc: W1_H02W0601 H01E0001 arc: W3_H06W0003 S3_V06N0003 arc: W3_H06W0103 N1_V01S0100 arc: A1 E1_H01E0001 arc: A5 V02N0101 arc: A7 H00L0000 arc: B0 W1_H02E0301 arc: B1 V00T0000 arc: B2 H02W0101 arc: B4 V00B0100 arc: B5 H00R0000 arc: B6 V00B0100 arc: B7 H02E0301 arc: C0 W1_H02E0601 arc: C1 H02E0601 arc: C2 H00L0100 arc: C4 V02N0001 arc: C5 H02E0601 arc: C6 V02N0001 arc: C7 H02E0601 arc: CE0 H00R0100 arc: CE1 H00R0100 arc: CE2 H00R0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: D0 H01E0101 arc: D1 H02E0001 arc: D2 V00T0100 arc: D3 N1_V02S0001 arc: D4 V02S0401 arc: D5 H02E0001 arc: D6 V00B0000 arc: D7 H02E0001 arc: E1_H01E0001 Q6 arc: E1_H02E0701 F7 arc: E3_H06E0103 F1 arc: E3_H06E0303 F5 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q0 arc: H01W0100 Q6 arc: M2 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: S1_V02S0201 Q2 arc: V00T0000 Q0 arc: V01S0000 Q2 arc: V01S0100 Q4 word: SLICEA.K0.INIT 0000000011110011 word: SLICEA.K1.INIT 0011001101011111 word: SLICEC.K0.INIT 0000110000001111 word: SLICEC.K1.INIT 0101010100111111 word: SLICED.K0.INIT 0000110000001111 word: SLICED.K1.INIT 0011001101011111 word: SLICEB.K0.INIT 0000110000111111 word: SLICEB.K1.INIT 0000000011111111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 .tile R41C7:PLC2 arc: E1_H02E0001 W1_H02E0001 arc: E1_H02E0401 W1_H02E0101 arc: E1_H02E0601 V02S0601 arc: E1_H02E0701 E1_H01W0100 arc: E3_H06E0003 W1_H02E0001 arc: E3_H06E0103 W1_H02E0101 arc: H00L0100 S1_V02N0301 arc: H00R0000 H02W0401 arc: H00R0100 H02W0701 arc: H01W0000 E3_H06W0103 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 H06W0003 arc: N1_V02N0101 H06W0103 arc: N1_V02N0201 E3_H06W0103 arc: N1_V02N0301 N1_V01S0100 arc: N1_V02N0401 E1_H01W0000 arc: N1_V02N0501 H02E0501 arc: N1_V02N0601 S1_V02N0301 arc: N1_V02N0701 N1_V01S0100 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0001 V01N0001 arc: S1_V02S0201 H02E0201 arc: S1_V02S0501 H02W0501 arc: S1_V02S0701 E1_H02W0701 arc: S3_V06S0003 H06W0003 arc: S3_V06S0303 E1_H01W0100 arc: V00B0000 V02S0001 arc: V00B0100 V02N0301 arc: V00T0000 W1_H02E0201 arc: V00T0100 N1_V02S0501 arc: V01S0000 S3_V06N0103 arc: W1_H02W0101 V06N0103 arc: W1_H02W0301 N1_V01S0100 arc: W1_H02W0401 N1_V01S0000 arc: W1_H02W0601 V06S0303 arc: A0 W1_H02E0701 arc: A1 H00L0000 arc: A3 V02N0701 arc: A7 H00L0000 arc: B0 V00B0000 arc: B1 V00T0000 arc: B3 W1_H02E0101 arc: B4 H00R0000 arc: B7 V00T0000 arc: C0 H02W0601 arc: C1 W1_H02E0601 arc: C2 E1_H02W0401 arc: C3 E1_H02W0401 arc: C4 V02N0201 arc: C5 E1_H01E0101 arc: C7 W1_H02E0601 arc: CE0 H00R0100 arc: CE2 H00L0100 arc: CLK0 G_HPBX0000 arc: D0 V00T0100 arc: D1 W1_H02E0001 arc: D2 H02E0001 arc: D3 H02E0001 arc: D4 S1_V02N0401 arc: D5 S1_V02N0601 arc: D7 W1_H02E0001 arc: E1_H01E0001 F1 arc: E1_H01E0101 Q4 arc: E1_H02E0201 F2 arc: E3_H06E0203 F7 arc: E3_H06E0303 F5 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H00L0000 Q0 arc: H01W0100 F4 arc: M2 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: S3_V06S0203 Q4 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0011001101011111 word: SLICEA.K0.INIT 0111011101110010 word: SLICEA.K1.INIT 0101010100111111 word: SLICEC.K0.INIT 1111001111000000 word: SLICEC.K1.INIT 0000111111110000 word: SLICEB.K0.INIT 1111111100001111 word: SLICEB.K1.INIT 1110000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 .tile R41C8:PLC2 arc: E1_H01E0101 E3_H06W0203 arc: E1_H02E0001 E3_H06W0003 arc: E1_H02E0101 V02N0101 arc: E1_H02E0201 W1_H02E0701 arc: E1_H02E0401 W1_H02E0401 arc: E1_H02E0501 W3_H06E0303 arc: E1_H02E0601 E3_H06W0303 arc: H00L0100 V02S0101 arc: H00R0100 H02E0701 arc: H01W0100 E3_H06W0303 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0001 E1_H01W0000 arc: N1_V02N0101 E3_H06W0103 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0601 S1_V02N0601 arc: N1_V02N0701 H06E0203 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0101 E1_H02W0101 arc: S1_V02S0201 N1_V01S0000 arc: S1_V02S0401 E3_H06W0203 arc: S1_V02S0501 E3_H06W0303 arc: S3_V06S0103 E1_H01W0100 arc: S3_V06S0203 H01E0001 arc: S3_V06S0303 E3_H06W0303 arc: V00B0000 H02E0601 arc: V00T0000 H02E0201 arc: V00T0100 N1_V02S0701 arc: W1_H02W0001 W3_H06E0003 arc: W1_H02W0101 S3_V06N0103 arc: W1_H02W0301 E1_H01W0100 arc: W1_H02W0401 E3_H06W0203 arc: W1_H02W0501 E3_H06W0303 arc: W1_H02W0601 N1_V02S0601 arc: W1_H02W0701 S1_V02N0701 arc: W3_H06W0103 V06N0103 arc: A4 E1_H02W0501 arc: A5 V02S0301 arc: B4 S1_V02N0501 arc: B5 W1_H02E0301 arc: B6 H02W0301 arc: C4 V00B0100 arc: C5 V02N0201 arc: C6 V00T0000 arc: C7 F6 arc: CLK0 G_HPBX0000 arc: D4 H00L0100 arc: D5 H02W0001 arc: D6 V00B0000 arc: D7 H00R0100 arc: E1_H01E0001 F7 arc: E1_H02E0701 F7 arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F4 arc: LSR0 H02W0501 arc: LSR1 H02W0501 arc: M0 H02W0601 arc: M2 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR0 arc: MUXLSR1 LSR0 arc: MUXLSR3 LSR1 arc: N1_V01N0001 F6 arc: S1_V02S0001 Q2 arc: S1_V02S0701 F5 arc: V00B0100 F5 arc: V01S0000 Q6 arc: V01S0100 Q0 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0001001101011111 word: SLICEC.K1.INIT 0000000000000010 word: SLICED.K0.INIT 1100110000001111 word: SLICED.K1.INIT 1111000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 .tile R41C9:PLC2 arc: E1_H01E0101 E3_H06W0203 arc: E1_H02E0001 W1_H02E0001 arc: E1_H02E0301 E3_H06W0003 arc: E1_H02E0401 W1_H02E0401 arc: E1_H02E0501 E1_H01W0100 arc: E1_H02E0601 N1_V01S0000 arc: E1_H02E0701 E3_H06W0203 arc: E3_H06E0103 S3_V06N0103 arc: H00L0000 H02W0201 arc: H00L0100 E1_H02W0301 arc: H00R0100 V02N0701 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0201 H02E0201 arc: N1_V02N0501 H06E0303 arc: N1_V02N0601 H02W0601 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0001 H02E0001 arc: S1_V02S0101 H02W0101 arc: S1_V02S0301 H01E0101 arc: S1_V02S0401 N1_V01S0000 arc: S1_V02S0601 H02E0601 arc: S1_V02S0701 V01N0101 arc: S3_V06S0103 E3_H06W0103 arc: S3_V06S0203 E3_H06W0203 arc: V00B0000 V02N0201 arc: V00B0100 V02N0101 arc: V00T0000 H02W0001 arc: V00T0100 N1_V02S0701 arc: W1_H02W0001 S3_V06N0003 arc: W1_H02W0301 V02N0301 arc: W1_H02W0401 E3_H06W0203 arc: W1_H02W0501 S3_V06N0303 arc: W1_H02W0701 E3_H06W0203 arc: W3_H06W0303 E3_H06W0203 arc: A1 H01E0001 arc: A7 H02E0701 arc: B1 V00T0000 arc: B7 V02S0501 arc: C1 H00L0000 arc: C6 H02W0401 arc: C7 V00B0100 arc: CE0 H00L0100 arc: CE1 H00L0100 arc: CE2 H00R0100 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: D1 V02N0201 arc: D6 E1_H02W0001 arc: D7 V00B0000 arc: E1_H01E0001 Q7 arc: E1_H02E0201 Q2 arc: E3_H06E0003 Q0 arc: E3_H06E0203 Q7 arc: E3_H06E0303 F6 arc: F0 F5A_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q0 arc: H01W0100 Q2 arc: M0 H02W0601 arc: M2 V00T0100 arc: M4 H02E0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: S1_V02S0201 Q2 arc: V01S0000 Q0 arc: V01S0100 Q0 arc: W1_H02W0601 Q4 arc: W3_H06W0103 Q2 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000111111110000 word: SLICED.K1.INIT 1111001111100010 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111001111100010 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 .tile R42C10:PLC2 arc: E1_H01E0101 E3_H06W0203 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0101 V02N0101 arc: E1_H02E0501 E1_H01W0100 arc: E1_H02E0601 V06N0303 arc: E3_H06E0103 S3_V06N0103 arc: E3_H06E0303 S3_V06N0303 arc: H00L0000 S1_V02N0201 arc: H00L0100 V02N0101 arc: N1_V02N0001 V01N0001 arc: N1_V02N0201 H01E0001 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0401 E3_H06W0203 arc: N1_V02N0501 V01N0101 arc: N1_V02N0701 H02W0701 arc: S1_V02S0301 N1_V02S0301 arc: S1_V02S0401 W3_H06E0203 arc: S1_V02S0601 H02W0601 arc: S1_V02S0701 H06W0203 arc: S3_V06S0003 E3_H06W0003 arc: S3_V06S0103 E3_H06W0103 arc: S3_V06S0303 E3_H06W0303 arc: V00B0000 H02E0401 arc: V00B0100 V02S0101 arc: V00T0000 H02E0201 arc: V00T0100 V02N0701 arc: W1_H02W0001 H01E0001 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0201 S3_V06N0103 arc: W1_H02W0301 E1_H02W0301 arc: W1_H02W0401 E3_H06W0203 arc: W1_H02W0601 E1_H02W0301 arc: W3_H06W0303 V06N0303 arc: A0 H02E0501 arc: A4 F5 arc: A5 V00B0000 arc: B0 H02W0301 arc: B1 H00R0100 arc: B4 S1_V02N0701 arc: B5 H02E0101 arc: B7 V00T0000 arc: C0 H02W0401 arc: C1 E1_H02W0601 arc: C4 N1_V02S0201 arc: C5 V00T0100 arc: C7 E1_H02W0401 arc: CE0 S1_V02N0201 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D0 V02N0201 arc: D1 V02N0001 arc: D4 E1_H02W0201 arc: D5 E1_H02W0001 arc: D7 H00L0100 arc: E1_H01E0001 F4 arc: E1_H02E0301 Q1 arc: E1_H02E0701 Q7 arc: E3_H06E0003 F0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H00R0100 Q7 arc: H01W0100 Q1 arc: LSR0 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR0 arc: MUXLSR3 LSR0 arc: N1_V01N0001 Q7 arc: V01S0100 Q1 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1100110011110000 word: SLICEC.K0.INIT 0011100011111011 word: SLICEC.K1.INIT 1001000101111001 word: SLICEA.K0.INIT 0101101000111100 word: SLICEA.K1.INIT 1100110011110000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 .tile R42C11:PLC2 arc: E1_H02E0501 N1_V01S0100 arc: E1_H02E0601 V06N0303 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0203 W1_H02E0401 arc: H00L0000 E1_H02W0201 arc: H00R0000 H02E0601 arc: N1_V02N0001 V01N0001 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0301 N1_V01S0100 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0601 W1_H02E0601 arc: N1_V02N0701 E3_H06W0203 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 H06E0003 arc: S1_V02S0101 H01E0101 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0401 W1_H02E0401 arc: S1_V02S0501 H02W0501 arc: S1_V02S0601 H02E0601 arc: S1_V02S0701 N1_V02S0701 arc: S3_V06S0003 N1_V02S0001 arc: S3_V06S0103 N1_V01S0100 arc: V00B0000 V02N0201 arc: V00B0100 E1_H02W0501 arc: V00T0000 N1_V02S0601 arc: V00T0100 H02E0101 arc: W1_H02W0201 H01E0001 arc: W1_H02W0301 V06S0003 arc: W1_H02W0401 E1_H02W0101 arc: W1_H02W0601 V01N0001 arc: W1_H02W0701 V02N0701 arc: W3_H06W0103 S3_V06N0103 arc: A0 H00L0100 arc: A2 H02W0701 arc: A4 H02E0501 arc: A6 N1_V01N0101 arc: B0 V02S0301 arc: B1 H00R0100 arc: B2 V02S0101 arc: B3 H02E0301 arc: B4 S1_V02N0701 arc: B5 V02N0501 arc: B6 H02W0101 arc: B7 V01S0000 arc: C0 H00L0000 arc: C1 S1_V02N0601 arc: C2 H00L0000 arc: C3 V02N0601 arc: C4 N1_V02S0201 arc: C5 E1_H02W0601 arc: C6 N1_V02S0201 arc: C7 V00B0100 arc: CE0 S1_V02N0201 arc: CE1 S1_V02N0201 arc: CE2 H00R0000 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: D0 V02N0201 arc: D1 V00T0100 arc: D2 V02N0201 arc: D3 V00T0100 arc: D4 V00B0000 arc: D5 E1_H02W0001 arc: D6 V00B0000 arc: D7 E1_H02W0001 arc: E1_H01E0001 F4 arc: E1_H01E0101 Q3 arc: E1_H02E0001 F0 arc: E1_H02E0301 Q3 arc: E3_H06E0103 F2 arc: E3_H06E0303 F6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 Q1 arc: H00R0100 Q5 arc: H01W0100 Q5 arc: LSR0 V00T0000 arc: LSR1 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR0 arc: MUXLSR1 LSR1 arc: MUXLSR2 LSR0 arc: MUXLSR3 LSR1 arc: N1_V01N0001 Q7 arc: N1_V01N0101 Q7 arc: N1_V02N0501 Q7 arc: S1_V02S0301 Q3 arc: S3_V06S0303 Q5 arc: V01S0000 Q1 arc: V01S0100 Q1 word: SLICEA.K0.INIT 0101101000111100 word: SLICEA.K1.INIT 1100110011110000 word: SLICED.K0.INIT 0101101000111100 word: SLICED.K1.INIT 1100110011110000 word: SLICEC.K0.INIT 0101101000111100 word: SLICEC.K1.INIT 1100110011110000 word: SLICEB.K0.INIT 0101101000111100 word: SLICEB.K1.INIT 1100110011110000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A1MUX 1 .tile R42C12:PLC2 arc: E1_H02E0101 W1_H02E0001 arc: E1_H02E0201 H01E0001 arc: E1_H02E0301 E1_H01W0100 arc: E1_H02E0701 W1_H02E0601 arc: E3_H06E0203 S3_V06N0203 arc: H00L0000 H02W0201 arc: H00R0000 V02S0401 arc: H00R0100 V02N0501 arc: N1_V02N0001 N1_V01S0000 arc: N1_V02N0201 H02W0201 arc: N1_V02N0401 E3_H06W0203 arc: N1_V02N0601 E3_H06W0303 arc: N1_V02N0701 W3_H06E0203 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 S3_V06N0003 arc: S1_V02S0301 H02E0301 arc: S1_V02S0701 W1_H02E0701 arc: S3_V06S0203 H06E0203 arc: V00B0000 V02S0201 arc: V00B0100 V02S0301 arc: V00T0000 H02W0201 arc: V00T0100 V02N0701 arc: W1_H02W0001 E1_H02W0501 arc: W1_H02W0101 V06S0103 arc: W1_H02W0201 N1_V02S0201 arc: W1_H02W0301 V01N0101 arc: W1_H02W0401 V01N0001 arc: W1_H02W0501 V01N0101 arc: W1_H02W0601 S1_V02N0601 arc: W1_H02W0701 H01E0101 arc: W3_H06W0103 E1_H02W0201 arc: W3_H06W0303 V01N0101 arc: A0 H00L0100 arc: A2 E1_H01E0001 arc: A4 V02N0101 arc: A6 N1_V01N0101 arc: B0 H02W0301 arc: B1 V02S0101 arc: B2 N1_V02S0101 arc: B3 H01W0100 arc: B4 H00R0000 arc: B5 V01S0000 arc: B6 V00B0100 arc: B7 N1_V02S0701 arc: C0 H00L0000 arc: C1 S1_V02N0401 arc: C2 H00L0000 arc: C3 H00R0100 arc: C4 V00T0000 arc: C5 V00T0100 arc: C6 V00T0000 arc: C7 H02W0401 arc: CE0 S1_V02N0201 arc: CE1 S1_V02N0201 arc: CE2 V02S0601 arc: CE3 V02S0601 arc: CLK0 G_HPBX0000 arc: D0 V02S0201 arc: D1 V02S0001 arc: D2 V02S0201 arc: D3 V02S0001 arc: D4 V00B0000 arc: D5 E1_H02W0001 arc: D6 V00B0000 arc: D7 E1_H02W0001 arc: E1_H01E0001 Q3 arc: E1_H01E0101 Q5 arc: E1_H02E0001 F2 arc: E1_H02E0501 Q5 arc: E3_H06E0003 Q3 arc: E3_H06E0103 Q1 arc: E3_H06E0303 F6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 Q1 arc: H01W0100 Q1 arc: LSR1 H02E0501 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR1 LSR1 arc: MUXLSR2 LSR1 arc: MUXLSR3 LSR1 arc: N1_V01N0001 F4 arc: N1_V01N0101 Q7 arc: S1_V02S0201 F0 arc: V01S0000 Q3 arc: V01S0100 Q5 word: SLICED.K0.INIT 0101101000111100 word: SLICED.K1.INIT 1100110011110000 word: SLICEB.K0.INIT 0101101000111100 word: SLICEB.K1.INIT 1100110011110000 word: SLICEA.K0.INIT 0101101000111100 word: SLICEA.K1.INIT 1100110011110000 word: SLICEC.K0.INIT 0101101000111100 word: SLICEC.K1.INIT 1100110011110000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 .tile R42C13:PLC2 arc: E1_H02E0001 V02S0001 arc: E1_H02E0101 W1_H02E0001 arc: E1_H02E0201 V02N0201 arc: E1_H02E0301 H01E0101 arc: E1_H02E0401 E1_H01W0000 arc: E1_H02E0501 W1_H02E0501 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0303 W1_H02E0501 arc: H00L0000 S1_V02N0201 arc: H00R0000 N1_V02S0401 arc: H00R0100 V02S0501 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0301 N1_V01S0100 arc: N1_V02N0401 E3_H06W0203 arc: N1_V02N0501 E1_H01W0100 arc: N1_V02N0601 W1_H02E0601 arc: N1_V02N0701 H02E0701 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0401 S3_V06N0203 arc: S3_V06S0103 W3_H06E0103 arc: V00B0000 V02N0201 arc: V00B0100 N1_V02S0301 arc: V00T0100 H02W0101 arc: W1_H02W0001 E1_H02W0001 arc: W1_H02W0101 S3_V06N0103 arc: W1_H02W0201 S3_V06N0103 arc: W1_H02W0301 V06S0003 arc: W1_H02W0401 E1_H02W0401 arc: W1_H02W0501 V01N0101 arc: W1_H02W0601 V01N0001 arc: W3_H06W0103 E1_H02W0201 arc: W3_H06W0203 E1_H02W0701 arc: W3_H06W0303 E1_H02W0501 arc: A0 E1_H01E0001 arc: A2 H00L0100 arc: A4 N1_V01N0101 arc: A6 V02N0301 arc: B0 H02W0301 arc: B1 V02N0301 arc: B2 H00R0000 arc: B3 H00R0100 arc: B4 V02S0701 arc: B5 V01S0000 arc: B6 V00B0100 arc: B7 H02E0301 arc: C0 H00L0000 arc: C1 E1_H02W0601 arc: C2 H00L0000 arc: C3 V02N0601 arc: C4 S1_V02N0201 arc: C5 H02W0601 arc: C6 S1_V02N0201 arc: C7 V00T0100 arc: CE0 H02E0101 arc: CE1 H02E0101 arc: CE2 H02E0101 arc: CE3 H02E0101 arc: CLK0 G_HPBX0000 arc: D0 V02N0201 arc: D1 H02W0001 arc: D2 V02N0201 arc: D3 H02W0001 arc: D4 V00B0000 arc: D5 H02W0001 arc: D6 V00B0000 arc: D7 H02W0001 arc: E1_H01E0001 Q1 arc: E1_H01E0101 F0 arc: E1_H02E0601 F6 arc: E1_H02E0701 Q7 arc: E3_H06E0103 F2 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 Q3 arc: H01W0100 Q3 arc: LSR0 W1_H02E0501 arc: LSR1 W1_H02E0501 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR1 LSR1 arc: MUXLSR2 LSR0 arc: MUXLSR3 LSR1 arc: N1_V01N0101 Q5 arc: S1_V02S0101 Q1 arc: S1_V02S0501 Q5 arc: S1_V02S0601 F4 arc: V01S0000 Q1 arc: V01S0100 Q7 word: SLICED.K0.INIT 0101101000111100 word: SLICED.K1.INIT 1100110011110000 word: SLICEC.K0.INIT 0101101000111100 word: SLICEC.K1.INIT 1100110011110000 word: SLICEA.K0.INIT 0101101000111100 word: SLICEA.K1.INIT 1100110011110000 word: SLICEB.K0.INIT 0101101000111100 word: SLICEB.K1.INIT 1100110011110000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A1MUX 1 .tile R42C14:PLC2 arc: E1_H02E0301 W1_H02E0201 arc: E1_H02E0401 W3_H06E0203 arc: E1_H02E0701 W3_H06E0203 arc: E3_H06E0103 H01E0101 arc: E3_H06E0203 W3_H06E0103 arc: E3_H06E0303 W3_H06E0203 arc: H00L0000 E1_H02W0201 arc: H00R0000 N1_V02S0401 arc: H00R0100 E1_H02W0701 arc: H01W0100 W3_H06E0303 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 N1_V01S0100 arc: N1_V02N0401 E3_H06W0203 arc: N1_V02N0501 W3_H06E0303 arc: N1_V02N0601 E1_H02W0601 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0101 N1_V01S0100 arc: S1_V02S0301 W1_H02E0301 arc: S1_V02S0501 W1_H02E0501 arc: S1_V02S0701 H02E0701 arc: S3_V06S0103 N1_V02S0101 arc: S3_V06S0303 N1_V02S0501 arc: V00B0000 H02E0401 arc: V00T0000 E1_H02W0201 arc: V00T0100 V02N0701 arc: W1_H02W0001 E1_H02W0501 arc: W1_H02W0101 V01N0101 arc: W1_H02W0201 E1_H01W0000 arc: W1_H02W0301 V06S0003 arc: W1_H02W0501 W3_H06E0303 arc: W1_H02W0601 V01N0001 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0103 E1_H01W0100 arc: W3_H06W0203 E3_H06W0103 arc: W3_H06W0303 E3_H06W0303 arc: A0 E1_H01E0001 arc: A2 H00L0100 arc: A4 V00B0000 arc: A6 N1_V01N0101 arc: B0 N1_V02S0301 arc: B1 V02S0301 arc: B2 V02N0101 arc: B3 H02E0301 arc: B4 H00R0000 arc: B5 V00B0100 arc: B6 N1_V02S0701 arc: B7 V01S0000 arc: C0 H00L0000 arc: C1 V02N0401 arc: C2 H00L0000 arc: C3 E1_H02W0401 arc: C4 V00T0000 arc: C5 V00T0100 arc: C6 V00T0000 arc: C7 V02N0001 arc: CE0 H00R0100 arc: CE1 H00R0100 arc: CE2 S1_V02N0601 arc: CE3 S1_V02N0601 arc: CLK0 G_HPBX0000 arc: D0 H02E0201 arc: D1 E1_H02W0001 arc: D2 H02E0201 arc: D3 E1_H02W0001 arc: D4 H02E0201 arc: D5 E1_H02W0001 arc: D6 H02E0201 arc: D7 E1_H02W0001 arc: E1_H01E0001 Q1 arc: E1_H01E0101 F4 arc: E1_H02E0001 F2 arc: E1_H02E0101 Q3 arc: E1_H02E0501 Q7 arc: E3_H06E0003 F0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 Q3 arc: H01W0000 Q5 arc: LSR0 H02E0501 arc: LSR1 H02E0501 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR0 arc: MUXLSR1 LSR1 arc: MUXLSR2 LSR0 arc: MUXLSR3 LSR0 arc: N1_V01N0001 F6 arc: N1_V01N0101 Q7 arc: N1_V02N0701 Q5 arc: V00B0100 Q7 arc: V01S0000 Q1 arc: V01S0100 Q1 word: SLICEC.K0.INIT 0101101000111100 word: SLICEC.K1.INIT 1100110011110000 word: SLICEB.K0.INIT 0101101000111100 word: SLICEB.K1.INIT 1100110011110000 word: SLICED.K0.INIT 0101101000111100 word: SLICED.K1.INIT 1100110011110000 word: SLICEA.K0.INIT 0101101000111100 word: SLICEA.K1.INIT 1100110011110000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 .tile R42C15:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0001 W1_H02E0001 arc: E1_H02E0101 W1_H02E0101 arc: E1_H02E0301 V02S0301 arc: E1_H02E0401 V02S0401 arc: E1_H02E0501 H01E0101 arc: E1_H02E0601 W1_H02E0601 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0203 N1_V01S0000 arc: E3_H06E0303 W3_H06E0203 arc: H00R0100 H02E0701 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0601 S3_V06N0303 arc: N3_V06N0003 S3_V06N0003 arc: S1_V02S0101 H06E0103 arc: S1_V02S0301 H06E0003 arc: S1_V02S0401 W1_H02E0401 arc: S1_V02S0501 H02E0501 arc: S1_V02S0601 E1_H02W0601 arc: S1_V02S0701 N1_V02S0701 arc: S3_V06S0003 W3_H06E0003 arc: S3_V06S0203 W3_H06E0203 arc: V00B0100 V02N0101 arc: V00T0000 H02W0201 arc: W1_H02W0001 V02S0001 arc: W1_H02W0201 E3_H06W0103 arc: W1_H02W0401 V01N0001 arc: W1_H02W0501 E3_H06W0303 arc: W1_H02W0601 V02N0601 arc: W3_H06W0003 E1_H01W0000 arc: W3_H06W0103 E1_H01W0100 arc: W3_H06W0203 E3_H06W0203 arc: A0 E1_H02W0701 arc: A2 V00T0000 arc: B2 V02S0101 arc: B3 H02W0301 arc: B4 E1_H02W0101 arc: B5 V00B0100 arc: B6 E1_H02W0301 arc: B7 V02N0701 arc: CE1 H00R0100 arc: CE2 H00R0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q4 arc: H01W0100 Q3 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q7 arc: V01S0000 Q2 arc: W1_H02W0701 Q5 arc: W3_H06W0303 Q6 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 0110011010101010 word: SLICEB.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 0000000000001010 word: SLICEA.K1.INIT 1111111111111111 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 YES enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R42C16:PLC2 arc: E1_H02E0001 V02S0001 arc: E1_H02E0101 W1_H02E0001 arc: E1_H02E0501 W1_H02E0401 arc: E1_H02E0701 W1_H02E0701 arc: E3_H06E0103 N1_V01S0100 arc: E3_H06E0303 W3_H06E0303 arc: H00R0000 W1_H02E0401 arc: H00R0100 V02N0701 arc: N1_V02N0001 H02E0001 arc: N1_V02N0201 W3_H06E0103 arc: N1_V02N0401 H01E0001 arc: N1_V02N0601 S1_V02N0601 arc: N1_V02N0701 S3_V06N0203 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0101 W1_H02E0101 arc: S3_V06S0203 E1_H01W0000 arc: V00B0100 V02S0101 arc: V00T0000 V02S0601 arc: W1_H02W0001 V02N0001 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0301 W3_H06E0003 arc: W1_H02W0401 V01N0001 arc: W1_H02W0501 S1_V02N0501 arc: W1_H02W0601 V02N0601 arc: W1_H02W0701 S1_V02N0701 arc: W3_H06W0203 S3_V06N0203 arc: B0 H00R0100 arc: B1 W1_H02E0301 arc: B2 H02E0101 arc: B3 E1_H01W0100 arc: B4 V02S0701 arc: B5 V02S0501 arc: B6 V00B0100 arc: B7 V00T0000 arc: CE0 H00R0000 arc: CE1 H00R0000 arc: CE2 H00R0000 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q3 arc: H01W0100 Q2 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: S3_V06S0303 Q6 arc: V01S0000 Q4 arc: V01S0100 Q7 arc: W3_H06W0003 Q0 arc: W3_H06W0103 Q1 arc: W3_H06W0303 Q5 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 1100110000000000 word: SLICEB.K1.INIT 1100110000000000 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R42C17:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0001 W1_H02E0501 arc: E1_H02E0101 V02N0101 arc: E1_H02E0201 V02N0201 arc: E1_H02E0301 E1_H01W0100 arc: E1_H02E0401 S3_V06N0203 arc: E3_H06E0103 V06N0103 arc: E3_H06E0303 W3_H06E0203 arc: H00L0000 E1_H02W0001 arc: H00R0000 W1_H02E0601 arc: H00R0100 H02E0701 arc: H01W0100 W3_H06E0303 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 E3_H06W0003 arc: N1_V02N0301 V01N0101 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0601 S3_V06N0303 arc: N3_V06N0103 S1_V02N0201 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0001 N1_V02S0501 arc: S1_V02S0101 E3_H06W0103 arc: S1_V02S0201 V01N0001 arc: S3_V06S0003 W3_H06E0003 arc: S3_V06S0203 E3_H06W0203 arc: S3_V06S0303 N1_V02S0601 arc: V00B0000 W1_H02E0401 arc: V00T0000 H02E0001 arc: W1_H02W0101 W3_H06E0103 arc: W1_H02W0301 V02N0301 arc: W1_H02W0601 E1_H01W0000 arc: W1_H02W0701 S1_V02N0701 arc: B0 V00B0000 arc: B1 E1_H02W0101 arc: B2 H00R0000 arc: B3 H00L0000 arc: B4 V02N0701 arc: B5 W1_H02E0301 arc: B6 V00T0000 arc: B7 V02S0501 arc: CE0 H00R0100 arc: CE1 H00R0100 arc: CE2 H00R0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: E3_H06E0203 Q7 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q6 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q3 arc: N1_V02N0201 Q0 arc: N1_V02N0501 Q5 arc: S3_V06S0103 Q1 arc: W1_H02W0201 Q2 arc: W3_H06W0203 Q4 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 1100110000000000 word: SLICEB.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 1100110000000000 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R42C18:PLC2 arc: E1_H01E0101 W3_H06E0203 arc: E1_H02E0101 W1_H02E0101 arc: E1_H02E0401 W3_H06E0203 arc: E1_H02E0501 W1_H02E0501 arc: E1_H02E0601 H01E0001 arc: E1_H02E0701 S1_V02N0701 arc: E3_H06E0303 V06S0303 arc: H00L0000 H02E0001 arc: H00R0000 E1_H02W0601 arc: H00R0100 W1_H02E0501 arc: H01W0100 W3_H06E0303 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0401 H02E0401 arc: N1_V02N0501 S3_V06N0303 arc: N1_V02N0601 S1_V02N0601 arc: N3_V06N0103 S1_V02N0101 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0601 N1_V02S0301 arc: S3_V06S0103 H06E0103 arc: S3_V06S0203 N3_V06S0103 arc: V00B0000 V02S0001 arc: V00B0100 V02N0101 arc: W3_H06W0203 E3_H06W0103 arc: W3_H06W0303 E3_H06W0203 arc: B0 V02S0101 arc: B1 E1_H02W0301 arc: B2 V02S0301 arc: B3 H00L0000 arc: B4 H02E0301 arc: B5 V00B0100 arc: B6 H02W0301 arc: B7 V00B0000 arc: CE0 H00R0000 arc: CE1 H00R0000 arc: CE2 H00R0100 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: E1_H02E0301 Q1 arc: E3_H06E0003 Q0 arc: E3_H06E0203 Q7 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q6 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: S1_V02S0201 Q2 arc: S1_V02S0301 Q3 arc: V01S0000 Q5 arc: V01S0100 Q4 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 1100110000000000 word: SLICEB.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 1100110000000000 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R42C19:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0101 E1_H01W0100 arc: E1_H02E0301 E3_H06W0003 arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0501 V01N0101 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0103 W1_H02E0101 arc: E3_H06E0303 H01E0101 arc: H00L0100 V02N0101 arc: H00R0000 H02E0601 arc: H00R0100 H02E0501 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 H02W0101 arc: N1_V02N0201 H06W0103 arc: N1_V02N0401 H02W0401 arc: N1_V02N0501 H06E0303 arc: N1_V02N0601 S1_V02N0601 arc: N1_V02N0701 S1_V02N0601 arc: N3_V06N0103 S1_V02N0101 arc: N3_V06N0203 S1_V02N0701 arc: N3_V06N0303 H06E0303 arc: S1_V02S0101 N1_V02S0101 arc: S3_V06S0103 N1_V02S0201 arc: V00B0100 E1_H02W0501 arc: V00T0000 W1_H02E0201 arc: W1_H02W0001 E1_H01W0000 arc: W1_H02W0101 W3_H06E0103 arc: W1_H02W0301 V02N0301 arc: W3_H06W0203 E3_H06W0103 arc: A7 N1_V01N0101 arc: B0 H02E0101 arc: B1 V00T0000 arc: B6 V00B0000 arc: B7 H02W0101 arc: C6 V00B0100 arc: C7 N1_V02S0001 arc: CE0 H00R0100 arc: CE2 W1_H02E0101 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: D6 H00L0100 arc: D7 V02S0601 arc: E3_H06E0203 F7 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: M4 E1_H02W0401 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q6 arc: N1_V01N0101 Q4 arc: S3_V06S0003 Q0 arc: V00B0000 Q4 arc: V01S0100 Q1 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 1100111111000000 word: SLICED.K1.INIT 1110101000101010 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000001010 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 1100110000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R42C20:PLC2 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0201 N1_V02S0201 arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0501 E1_H01W0100 arc: E1_H02E0701 V01N0101 arc: E3_H06E0203 W1_H02E0701 arc: H00L0000 E1_H02W0001 arc: H00L0100 H02W0101 arc: H00R0000 V02N0601 arc: H00R0100 W1_H02E0701 arc: H01W0000 W3_H06E0103 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0101 H02W0101 arc: N1_V02N0201 H06E0103 arc: N1_V02N0301 H06W0003 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0701 E1_H02W0701 arc: N3_V06N0003 S1_V02N0301 arc: S1_V02S0001 S3_V06N0003 arc: S1_V02S0301 W1_H02E0301 arc: S3_V06S0103 N1_V01S0100 arc: S3_V06S0203 H06E0203 arc: S3_V06S0303 H06E0303 arc: V00B0000 V02S0001 arc: V00T0000 H02E0001 arc: V00T0100 H02W0301 arc: W1_H02W0001 V06S0003 arc: W1_H02W0101 V06S0103 arc: W1_H02W0301 W3_H06E0003 arc: W1_H02W0401 W3_H06E0203 arc: W1_H02W0601 W3_H06E0303 arc: W3_H06W0103 S3_V06N0103 arc: W3_H06W0203 E1_H01W0000 arc: A0 H00L0000 arc: A5 V02S0301 arc: A6 V02N0101 arc: A7 V02N0301 arc: B0 H00R0100 arc: B1 H00R0100 arc: B5 V02N0501 arc: B6 V02S0501 arc: B7 E1_H02W0301 arc: C0 H00L0100 arc: C1 W1_H02E0401 arc: C4 V02S0201 arc: C5 H01E0001 arc: C6 E1_H01E0101 arc: C7 V00T0000 arc: CE1 H00R0000 arc: CLK0 G_HPBX0000 arc: D0 V02N0201 arc: D1 S1_V02N0201 arc: D4 H02W0001 arc: D5 H02W0001 arc: D6 H02W0201 arc: D7 S1_V02N0601 arc: E1_H01E0001 F6 arc: E1_H01E0101 F7 arc: E3_H06E0103 F1 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0100 Q2 arc: M2 V00T0100 arc: M4 V00B0000 arc: MUXCLK1 CLK0 arc: S1_V02S0601 F4 arc: W3_H06W0003 F0 arc: W3_H06W0303 F6 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0001001101011111 word: SLICEA.K1.INIT 0000000000000011 word: SLICED.K0.INIT 0111000000000000 word: SLICED.K1.INIT 0001001101011111 word: SLICEC.K0.INIT 1111111100001111 word: SLICEC.K1.INIT 1010100000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 .tile R42C21:PLC2 arc: E1_H01E0101 W3_H06E0203 arc: E1_H02E0101 V02S0101 arc: E1_H02E0201 H01E0001 arc: E1_H02E0301 V02N0301 arc: E1_H02E0401 V02N0401 arc: E1_H02E0601 V01N0001 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0303 N1_V01S0100 arc: H00L0000 W1_H02E0001 arc: H00R0000 S1_V02N0601 arc: H00R0100 V02S0501 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0201 H02E0201 arc: N1_V02N0301 H06W0003 arc: N1_V02N0501 S1_V02N0501 arc: N1_V02N0601 E3_H06W0303 arc: N1_V02N0701 H02W0701 arc: S1_V02S0101 E1_H02W0101 arc: S1_V02S0401 H06E0203 arc: S1_V02S0601 S3_V06N0303 arc: V00B0000 H02W0401 arc: V00B0100 V02S0301 arc: V00T0000 E1_H02W0201 arc: V00T0100 V02N0701 arc: W1_H02W0001 W3_H06E0003 arc: W1_H02W0101 S3_V06N0103 arc: W1_H02W0201 E1_H01W0000 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0401 N1_V01S0000 arc: W1_H02W0501 S1_V02N0501 arc: W3_H06W0103 E1_H02W0101 arc: W3_H06W0203 E3_H06W0103 arc: W3_H06W0303 E1_H01W0100 arc: A0 V01N0101 arc: A1 S1_V02N0701 arc: A2 W1_H02E0501 arc: A3 V00T0000 arc: A5 H02E0501 arc: A6 H02E0501 arc: A7 H02W0501 arc: B0 V02N0301 arc: B1 W1_H02E0301 arc: B2 V02N0301 arc: B3 S1_V02N0101 arc: B5 H00R0000 arc: B6 W1_H02E0101 arc: B7 V02S0701 arc: C0 H00R0100 arc: C1 H00L0000 arc: C2 H00L0100 arc: C3 H00L0000 arc: C5 W1_H02E0401 arc: C6 H02W0601 arc: C7 V00T0100 arc: CE3 H02E0101 arc: CLK0 G_HPBX0000 arc: D0 V02S0001 arc: D1 E1_H02W0001 arc: D2 V01S0100 arc: D3 E1_H02W0001 arc: D5 V02N0601 arc: D6 V00B0000 arc: D7 F2 arc: E1_H01E0001 F0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 F3 arc: H01W0000 F2 arc: H01W0100 Q7 arc: LSR1 V00B0100 arc: MUXCLK3 CLK0 arc: MUXLSR3 LSR1 arc: N1_V01N0101 F1 arc: S3_V06S0303 F6 arc: V01S0100 F5 arc: W3_H06W0003 F0 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0001001101011111 word: SLICEB.K0.INIT 0111000000000000 word: SLICEB.K1.INIT 0001010100111111 word: SLICED.K0.INIT 0011001101011111 word: SLICED.K1.INIT 0010101001101110 word: SLICEA.K0.INIT 0111000000000000 word: SLICEA.K1.INIT 0001001101011111 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ .tile R42C22:PLC2 arc: E1_H02E0101 E3_H06W0103 arc: E1_H02E0301 V02N0301 arc: E1_H02E0401 H01E0001 arc: E1_H02E0601 S1_V02N0601 arc: E1_H02E0701 V02N0701 arc: H00L0000 S1_V02N0201 arc: H00R0000 V02N0401 arc: H00R0100 E1_H02W0701 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0501 S3_V06N0303 arc: N1_V02N0601 E1_H01W0000 arc: S1_V02S0501 V01N0101 arc: S3_V06S0103 W3_H06E0103 arc: V00B0000 W1_H02E0401 arc: V00B0100 H02W0501 arc: V00T0000 V02N0601 arc: W1_H02W0001 V02S0001 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0401 V02N0401 arc: W1_H02W0501 H01E0101 arc: W1_H02W0601 V02S0601 arc: W1_H02W0701 E1_H01W0100 arc: W3_H06W0103 E1_H01W0100 arc: A0 W1_H02E0701 arc: A1 E1_H02W0501 arc: A2 H00L0100 arc: A3 V02S0701 arc: A4 N1_V01N0101 arc: A5 V02S0101 arc: A7 V00T0100 arc: B0 H02E0301 arc: B1 V00B0000 arc: B2 H02W0301 arc: B3 H02E0101 arc: B4 N1_V02S0501 arc: B5 E1_H02W0101 arc: B7 V00T0000 arc: C0 N1_V01N0001 arc: C1 H00L0000 arc: C2 E1_H02W0601 arc: C3 H02E0401 arc: C4 E1_H02W0601 arc: C5 H02E0401 arc: C7 H02W0401 arc: CE1 H00R0100 arc: CE2 H00R0100 arc: CLK0 G_HPBX0000 arc: D0 V00B0100 arc: D1 H02W0001 arc: D2 H00R0000 arc: D3 H02E0201 arc: D4 V02N0401 arc: D5 S1_V02N0401 arc: D7 E1_H02W0001 arc: E1_H01E0001 F4 arc: E1_H01E0101 F2 arc: E1_H02E0201 F0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H00L0100 Q3 arc: H01W0000 F7 arc: H01W0100 F0 arc: LSR0 E1_H02W0301 arc: LSR1 E1_H02W0301 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXLSR1 LSR1 arc: MUXLSR2 LSR0 arc: N1_V01N0001 F1 arc: N1_V01N0101 Q5 arc: S1_V02S0701 Q5 arc: V00T0100 Q3 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0001001101011111 word: SLICEC.K0.INIT 0011001101011111 word: SLICEC.K1.INIT 0010101001101110 word: SLICEB.K0.INIT 0011001101011111 word: SLICEB.K1.INIT 0100110001101110 word: SLICEA.K0.INIT 0111000000000000 word: SLICEA.K1.INIT 0001010100111111 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ .tile R42C23:PLC2 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0201 H01E0001 arc: E1_H02E0301 W1_H02E0301 arc: E1_H02E0501 H01E0101 arc: E1_H02E0601 S1_V02N0601 arc: E1_H02E0701 W1_H02E0601 arc: E3_H06E0203 W3_H06E0103 arc: E3_H06E0303 W3_H06E0303 arc: H00R0000 E1_H02W0601 arc: H00R0100 H02W0701 arc: N1_V02N0101 W3_H06E0103 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 H02W0301 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0601 H02W0601 arc: N1_V02N0701 H06E0203 arc: N3_V06N0103 H06E0103 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0301 H02W0301 arc: S1_V02S0601 S3_V06N0303 arc: S3_V06S0203 E3_H06W0203 arc: S3_V06S0303 E3_H06W0303 arc: V00B0000 H02W0401 arc: V00B0100 V02N0301 arc: V00T0000 H02W0201 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0201 V01N0001 arc: W1_H02W0301 V02S0301 arc: W1_H02W0401 S1_V02N0401 arc: W3_H06W0103 E3_H06W0003 arc: W3_H06W0203 E3_H06W0103 arc: A5 N1_V01N0101 arc: A6 N1_V01N0101 arc: A7 V02S0101 arc: B1 V00B0000 arc: B5 H02E0301 arc: B6 H02E0101 arc: B7 V02N0701 arc: C0 N1_V01N0001 arc: C1 V02N0601 arc: C5 H02E0601 arc: C6 H02W0601 arc: C7 V00B0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: D0 H00R0000 arc: D1 E1_H02W0001 arc: D5 H02W0001 arc: D6 V02N0401 arc: D7 H02E0201 arc: E1_H01E0001 F6 arc: E1_H02E0101 Q1 arc: E3_H06E0003 F0 arc: E3_H06E0103 Q1 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F0 arc: H01W0100 F0 arc: LSR0 H02W0301 arc: LSR1 H02W0301 arc: M2 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR0 arc: MUXLSR1 LSR1 arc: MUXLSR3 LSR1 arc: N1_V01N0001 Q1 arc: N1_V01N0101 Q7 arc: N1_V02N0001 F0 arc: S1_V02S0101 Q1 arc: S3_V06S0003 F0 arc: S3_V06S0103 Q1 arc: V01S0000 Q2 arc: W1_H02W0101 Q1 arc: W1_H02W0501 F5 arc: W3_H06W0003 F0 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0001001101011111 word: SLICED.K0.INIT 0011001101011111 word: SLICED.K1.INIT 0111000001111010 word: SLICEA.K0.INIT 1111111111110000 word: SLICEA.K1.INIT 1100000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.A1MUX 1 .tile R42C24:PLC2 arc: E1_H02E0001 V02N0001 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0201 H01E0001 arc: E1_H02E0301 V02S0301 arc: E1_H02E0601 N1_V01S0000 arc: H00R0000 S1_V02N0601 arc: H00R0100 E1_H02W0701 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0301 H02W0301 arc: N1_V02N0401 W1_H02E0401 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0601 S1_V02N0301 arc: N1_V02N0701 N1_V01S0100 arc: S1_V02S0101 H02E0101 arc: S1_V02S0401 S3_V06N0203 arc: S1_V02S0501 S3_V06N0303 arc: S1_V02S0601 N1_V02S0601 arc: S3_V06S0003 W3_H06E0003 arc: S3_V06S0303 W3_H06E0303 arc: V00B0000 H02W0401 arc: V00B0100 V02S0301 arc: V00T0000 V02N0601 arc: W1_H02W0001 V02N0001 arc: W1_H02W0101 V02S0101 arc: W1_H02W0201 V06S0103 arc: W1_H02W0301 V02S0301 arc: W1_H02W0401 V02S0401 arc: W1_H02W0501 V01N0101 arc: W1_H02W0601 V02N0601 arc: W1_H02W0701 E1_H02W0701 arc: W3_H06W0003 V06N0003 arc: A1 E1_H01E0001 arc: A2 S1_V02N0701 arc: A3 V02N0701 arc: A4 W1_H02E0701 arc: A5 H02W0701 arc: A6 N1_V01N0101 arc: A7 V02S0101 arc: B1 V00B0000 arc: B2 V02N0301 arc: B3 H00R0000 arc: B4 H02E0301 arc: B5 V02S0701 arc: B6 H02W0101 arc: B7 V02N0501 arc: C1 W1_H02E0601 arc: C2 N1_V01N0001 arc: C3 S1_V02N0401 arc: C4 E1_H01E0101 arc: C5 S1_V02N0201 arc: C6 V00T0000 arc: C7 V02S0201 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: D1 V02N0001 arc: D2 E1_H02W0201 arc: D3 H02E0001 arc: D4 H00L0100 arc: D5 H02E0001 arc: D6 V02N0401 arc: D7 H01W0000 arc: E1_H01E0001 Q7 arc: E1_H01E0101 F5 arc: E3_H06E0103 F2 arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 F1 arc: H01W0000 F4 arc: LSR0 V00B0100 arc: MUXCLK3 CLK0 arc: MUXLSR3 LSR0 arc: N1_V01N0001 F3 arc: N1_V01N0101 Q7 arc: V01S0100 F6 arc: W3_H06W0103 F2 arc: W3_H06W0203 F4 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0001001101011111 word: SLICED.K0.INIT 0011001101011111 word: SLICED.K1.INIT 0111000001111010 word: SLICEB.K0.INIT 0111000000000000 word: SLICEB.K1.INIT 0001010100111111 word: SLICEC.K0.INIT 0111000000000000 word: SLICEC.K1.INIT 0001010100111111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ .tile R42C25:PLC2 arc: E1_H01E0101 W3_H06E0203 arc: E1_H02E0001 W3_H06E0003 arc: E1_H02E0101 W3_H06E0103 arc: E1_H02E0501 W1_H02E0501 arc: E1_H02E0601 W3_H06E0303 arc: E3_H06E0103 W1_H02E0101 arc: H00L0000 S1_V02N0201 arc: H00L0100 E1_H02W0301 arc: H00R0000 W1_H02E0601 arc: H00R0100 V02N0501 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0401 E1_H01W0000 arc: N1_V02N0601 N1_V01S0000 arc: N1_V02N0701 S1_V02N0701 arc: S1_V02S0101 W1_H02E0101 arc: S1_V02S0301 N1_V02S0301 arc: V00B0000 V02N0001 arc: V00B0100 E1_H02W0701 arc: V00T0000 V02S0401 arc: W1_H02W0001 W3_H06E0003 arc: W1_H02W0101 E1_H02W0001 arc: W1_H02W0301 V06N0003 arc: W1_H02W0401 S1_V02N0401 arc: W1_H02W0501 E1_H01W0100 arc: W1_H02W0601 S1_V02N0601 arc: W1_H02W0701 V01N0101 arc: W3_H06W0003 V01N0001 arc: A1 H00L0100 arc: A2 W1_H02E0701 arc: A3 V00B0000 arc: B1 H00R0100 arc: B2 V02S0301 arc: B3 V02N0101 arc: B4 S1_V02N0501 arc: B6 V00T0000 arc: C1 H02W0601 arc: C2 N1_V01N0001 arc: C3 H00L0000 arc: C4 V00B0100 arc: C6 V00B0100 arc: CE2 H02E0101 arc: CE3 H02E0101 arc: CLK0 G_HPBX0000 arc: D1 H02E0001 arc: D2 V02S0001 arc: D3 H00R0000 arc: D4 W1_H02E0201 arc: D5 V02N0401 arc: D6 H02E0201 arc: D7 H02W0001 arc: E1_H01E0001 F1 arc: E3_H06E0303 Q6 arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F5D_SLICE arc: LSR0 H02E0301 arc: LSR1 H02E0301 arc: M4 H02W0401 arc: M6 H02W0401 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR2 LSR0 arc: MUXLSR3 LSR1 arc: N1_V01N0001 F3 arc: N1_V02N0001 F2 arc: S3_V06S0203 Q4 arc: S3_V06S0303 Q6 arc: W3_H06W0103 F2 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0001001101011111 word: SLICEB.K0.INIT 0111000000000000 word: SLICEB.K1.INIT 0001010100111111 word: SLICED.K0.INIT 1100000011111111 word: SLICED.K1.INIT 1111111100000000 word: SLICEC.K0.INIT 1100000011111111 word: SLICEC.K1.INIT 1111111100000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 .tile R42C26:PLC2 arc: E1_H02E0201 V06N0103 arc: E1_H02E0401 S3_V06N0203 arc: E1_H02E0701 V02S0701 arc: E3_H06E0103 S3_V06N0103 arc: H00R0000 H02W0601 arc: H00R0100 S1_V02N0501 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0301 E1_H01W0100 arc: N1_V02N0601 S1_V02N0601 arc: N1_V02N0701 H01E0101 arc: S1_V02S0101 N1_V02S0101 arc: S1_V02S0201 H06E0103 arc: S1_V02S0501 H02E0501 arc: S1_V02S0601 W1_H02E0601 arc: S3_V06S0103 H06E0103 arc: V00B0000 S1_V02N0201 arc: V00T0000 E1_H02W0001 arc: V00T0100 V02S0501 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0201 H01E0001 arc: W1_H02W0401 V02N0401 arc: W1_H02W0601 S1_V02N0601 arc: W1_H02W0701 V02N0701 arc: A7 V02S0301 arc: B6 V00T0000 arc: B7 V00B0000 arc: C6 E1_H02W0601 arc: C7 E1_H02W0401 arc: CE0 H00R0100 arc: CE1 H00R0100 arc: CE2 H02W0101 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: D6 E1_H02W0201 arc: D7 V02N0601 arc: E1_H01E0101 Q0 arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q0 arc: H01W0100 Q4 arc: M0 H02E0601 arc: M2 V00T0100 arc: M4 E1_H01E0101 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q0 arc: N1_V02N0001 Q0 arc: N1_V02N0201 Q0 arc: N1_V02N0401 Q6 arc: S3_V06S0203 Q4 arc: V01S0100 Q2 arc: W1_H02W0501 F7 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 1100111111000000 word: SLICED.K1.INIT 1111100001110000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 .tile R42C27:PLC2 arc: E1_H02E0101 W1_H02E0101 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0103 W3_H06E0103 arc: H00L0000 E1_H02W0201 arc: H00R0000 E1_H02W0601 arc: H00R0100 V02N0701 arc: H01W0100 W3_H06E0303 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0101 E1_H01W0100 arc: N1_V02N0201 H02E0201 arc: N1_V02N0301 V01N0101 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0501 E1_H01W0100 arc: N1_V02N0601 S1_V02N0301 arc: N1_V02N0701 E1_H02W0701 arc: N3_V06N0003 V01N0001 arc: S1_V02S0001 W3_H06E0003 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0301 E1_H02W0301 arc: S1_V02S0401 H02E0401 arc: S3_V06S0003 N1_V02S0301 arc: S3_V06S0103 N1_V02S0201 arc: S3_V06S0203 N1_V02S0701 arc: V00B0100 H02W0701 arc: V00T0000 V02N0401 arc: V00T0100 V02N0501 arc: W1_H02W0001 E1_H01W0000 arc: W1_H02W0101 V02N0101 arc: W1_H02W0601 E1_H02W0301 arc: W1_H02W0701 V02N0701 arc: A0 H00L0100 arc: A1 H02E0701 arc: B0 E1_H02W0101 arc: B1 V02N0301 arc: B2 N1_V02S0101 arc: C0 V02N0601 arc: C1 V02S0601 arc: C2 H00R0100 arc: C5 V02N0201 arc: CE0 H00L0000 arc: CE1 H02W0101 arc: CLK0 G_HPBX0000 arc: D0 V00T0100 arc: D1 H00R0000 arc: D2 F0 arc: D3 S1_V02N0201 arc: D5 W1_H02E0001 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F5 F5_SLICE arc: H00L0100 Q1 arc: LSR1 V00B0100 arc: M2 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR1 LSR1 arc: V01S0000 Q2 arc: W1_H02W0301 Q1 arc: W3_H06W0103 Q2 arc: W3_H06W0303 F5 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1111111100001111 word: SLICEA.K0.INIT 0011001101011111 word: SLICEA.K1.INIT 0111000001111010 word: SLICEB.K0.INIT 1100000011111111 word: SLICEB.K1.INIT 1111111100000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 .tile R42C28:PLC2 arc: E1_H02E0401 E1_H01W0000 arc: E1_H02E0601 S3_V06N0303 arc: E1_H02E0701 V02N0701 arc: H00R0100 V02N0501 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0601 S1_V02N0301 arc: N1_V02N0701 V01N0101 arc: S1_V02S0001 N1_V02S0001 arc: S1_V02S0101 H06E0103 arc: S1_V02S0301 H02W0301 arc: S1_V02S0501 H02W0501 arc: S3_V06S0303 H06E0303 arc: V00B0000 V02S0201 arc: V00B0100 V02N0301 arc: V00T0100 V02N0701 arc: W1_H02W0001 V01N0001 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0401 V01N0001 arc: W1_H02W0601 V02N0601 arc: W1_H02W0701 V02S0701 arc: CE0 H02E0101 arc: CE1 H00R0100 arc: CE2 H00R0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: E1_H01E0101 Q6 arc: H01W0000 Q4 arc: H01W0100 Q0 arc: M0 V00T0100 arc: M2 V00B0000 arc: M4 V00B0100 arc: M6 H02W0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: W3_H06W0103 Q2 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R42C29:PLC2 arc: E1_H02E0101 V06S0103 arc: E3_H06E0303 V06S0303 arc: H00L0100 V02N0101 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 H02W0101 arc: N1_V02N0401 V01N0001 arc: N1_V02N0701 S1_V02N0601 arc: S1_V02S0601 S3_V06N0303 arc: S1_V02S0701 S3_V06N0203 arc: S3_V06S0103 W3_H06E0103 arc: S3_V06S0303 W3_H06E0303 arc: V00B0000 H02E0401 arc: V00B0100 V02S0301 arc: V00T0000 V02S0601 arc: V00T0100 H02W0101 arc: V01S0000 S3_V06N0103 arc: W1_H02W0001 W3_H06E0003 arc: W1_H02W0101 H01E0101 arc: W1_H02W0201 V02N0201 arc: W1_H02W0301 W3_H06E0003 arc: W1_H02W0401 S3_V06N0203 arc: W1_H02W0501 V01N0101 arc: W1_H02W0601 E1_H01W0000 arc: W1_H02W0701 W3_H06E0203 arc: CE0 H00L0100 arc: CE1 H00L0100 arc: CE2 H00L0100 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: E1_H01E0001 Q2 arc: E1_H01E0101 Q0 arc: E1_H02E0401 Q6 arc: E1_H02E0601 Q4 arc: E3_H06E0203 Q4 arc: H01W0000 Q0 arc: M0 V00T0100 arc: M2 V00B0000 arc: M4 V00T0000 arc: M6 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q6 arc: N1_V01N0101 Q4 arc: N1_V02N0201 Q2 arc: S1_V02S0001 Q2 arc: S3_V06S0003 Q0 arc: V01S0100 Q6 arc: W3_H06W0003 Q0 arc: W3_H06W0103 Q2 arc: W3_H06W0203 Q4 arc: W3_H06W0303 Q6 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R42C2:PLC2 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0201 E1_H01W0000 arc: E1_H02E0401 V02N0401 arc: H00L0000 S1_V02N0001 arc: H00R0000 V02N0401 arc: H00R0100 V02S0701 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0401 S1_V02N0101 arc: S1_V02S0301 H02W0301 arc: V00B0000 S1_V02N0201 arc: V00T0000 V02N0601 arc: A5 N1_V01N0101 arc: A7 N1_V01N0101 arc: B5 E1_H02W0301 arc: B6 H02W0301 arc: B7 E1_H02W0301 arc: C1 H00L0000 arc: C5 V00T0000 arc: C6 H02W0601 arc: C7 V00T0000 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: D1 V02N0001 arc: D5 V00B0000 arc: D6 H00R0100 arc: D7 V00B0000 arc: E3_H06E0103 F1 arc: E3_H06E0203 F7 arc: E3_H06E0303 F5 arc: F1 F1_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q6 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000111100000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0011001101011111 word: SLICED.K0.INIT 0000110000001111 word: SLICED.K1.INIT 0101010100111111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 .tile R42C30:PLC2 arc: E1_H02E0201 N1_V02S0201 arc: E1_H02E0501 S1_V02N0501 arc: E1_H02E0701 H01E0101 arc: H00L0000 N1_V02S0201 arc: H00R0000 V02N0601 arc: H00R0100 V02N0701 arc: H01W0000 W3_H06E0103 arc: N1_V02N0101 H02W0101 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0401 H01E0001 arc: N1_V02N0601 W1_H02E0601 arc: N1_V02N0701 N1_V01S0100 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0101 N1_V02S0001 arc: S1_V02S0301 H06E0003 arc: S1_V02S0601 W1_H02E0601 arc: S3_V06S0003 N1_V01S0000 arc: S3_V06S0103 H06E0103 arc: S3_V06S0203 H01E0001 arc: S3_V06S0303 N1_V02S0601 arc: V00T0000 N1_V02S0601 arc: W1_H02W0101 V06S0103 arc: A2 W1_H02E0701 arc: A3 V00B0000 arc: B2 H01W0100 arc: B3 H00R0000 arc: C2 W1_H02E0601 arc: C3 V02S0401 arc: CE0 H00R0100 arc: CE2 H00L0000 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: D2 V02S0201 arc: D3 V02N0201 arc: E1_H01E0001 F3 arc: E1_H02E0001 F2 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: H01W0100 Q4 arc: M0 V00T0000 arc: M4 H02E0401 arc: M6 W1_H02E0401 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: S1_V02S0201 Q0 arc: S1_V02S0401 Q6 arc: V00B0000 Q4 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 1011000010111011 word: SLICEB.K1.INIT 1010001011110011 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ .tile R42C31:PLC2 arc: E1_H02E0601 W1_H02E0601 arc: H00L0000 H02E0201 arc: H00L0100 H02W0101 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 N1_V01S0000 arc: N1_V02N0201 H02W0201 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0601 H01E0001 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0501 V01N0101 arc: S1_V02S0601 N1_V02S0301 arc: V00B0000 H02W0601 arc: V00B0100 H02E0701 arc: V00T0000 H02E0001 arc: V00T0100 W1_H02E0101 arc: W1_H02W0101 N3_V06S0103 arc: A0 H00L0100 arc: A1 E1_H02W0501 arc: A7 H00R0000 arc: B0 V00B0000 arc: B1 E1_H01W0100 arc: B7 V01S0000 arc: C0 E1_H01W0000 arc: C1 N1_V02S0401 arc: C7 E1_H02W0601 arc: CE1 H00L0000 arc: CE2 H00L0000 arc: CLK0 G_HPBX0000 arc: D0 N1_V01S0000 arc: D1 N1_V01S0000 arc: D7 S1_V02N0601 arc: E1_H01E0001 F6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F6 F5D_SLICE arc: H00R0000 Q4 arc: M2 V00B0100 arc: M4 V00T0100 arc: M6 V00T0000 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0101 Q4 arc: N1_V02N0301 F1 arc: S1_V02S0201 F0 arc: V01S0000 Q2 arc: V01S0100 Q2 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 1011000010111011 word: SLICEA.K1.INIT 1100001101000001 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1100111101000101 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 .tile R42C32:PLC2 arc: H00L0000 N1_V02S0201 arc: N1_V02N0501 W1_H02E0501 arc: N1_V02N0601 S1_V02N0601 arc: S1_V02S0001 H01E0001 arc: S1_V02S0101 V01N0101 arc: S1_V02S0201 N1_V02S0201 arc: S1_V02S0301 S3_V06N0003 arc: S1_V02S0601 H06E0303 arc: S3_V06S0203 H06E0203 arc: V00B0000 V02N0001 arc: V00B0100 W1_H02E0501 arc: W1_H02W0101 W3_H06E0103 arc: W1_H02W0201 W3_H06E0103 arc: CE0 N1_V02S0201 arc: CE2 H00L0000 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: E1_H01E0101 Q0 arc: H01W0000 Q0 arc: H01W0100 Q4 arc: M0 H02E0601 arc: M4 V00B0000 arc: M6 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: V01S0100 Q6 arc: W1_H02W0601 Q6 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R42C33:PLC2 arc: W1_H02W0501 H01E0101 arc: W1_H02W0601 V02N0601 .tile R42C34:PLC2 arc: N3_V06N0103 S3_V06N0003 .tile R42C37:PLC2 arc: N3_V06N0003 S3_V06N0003 .tile R42C3:PLC2 arc: E1_H02E0001 V06S0003 arc: E1_H02E0101 E3_H06W0103 arc: E1_H02E0201 V06S0103 arc: E1_H02E0601 E1_H01W0000 arc: H00R0000 H02E0401 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0101 E3_H06W0103 arc: N1_V02N0201 E3_H06W0103 arc: N1_V02N0301 S3_V06N0003 arc: S1_V02S0001 N1_V01S0000 arc: S1_V02S0201 E1_H01W0000 arc: S1_V02S0601 N1_V02S0601 arc: S3_V06S0203 E3_H06W0203 arc: S3_V06S0303 E3_H06W0303 arc: V00B0100 V02S0101 arc: V00T0000 V02S0401 arc: V00T0100 V02S0701 arc: W1_H02W0301 S3_V06N0003 arc: W1_H02W0601 E1_H01W0000 arc: A3 V00B0000 arc: A5 N1_V01N0101 arc: B0 H02W0101 arc: B1 H02E0101 arc: B2 S1_V02N0301 arc: B3 H00L0000 arc: B4 S1_V02N0701 arc: B5 V01S0000 arc: B6 H02E0101 arc: C0 S1_V02N0401 arc: C1 V02S0601 arc: C2 E1_H01W0000 arc: C3 V02N0401 arc: C4 V00T0000 arc: C5 H02W0401 arc: C6 V00B0100 arc: CE1 H00R0000 arc: CE2 H00R0000 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: D0 V00T0100 arc: D1 N1_V02S0201 arc: D2 H02E0201 arc: D3 E1_H02W0001 arc: D4 S1_V02N0601 arc: D5 E1_H02W0001 arc: D6 F0 arc: D7 H00L0100 arc: E1_H01E0101 Q6 arc: E3_H06E0003 F3 arc: E3_H06E0303 F5 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H00L0000 Q2 arc: H00L0100 F1 arc: H01W0000 F1 arc: M6 W1_H02E0401 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q2 arc: V00B0000 Q4 arc: V01S0000 Q4 arc: V01S0100 F0 word: SLICEB.K0.INIT 0000110000001111 word: SLICEB.K1.INIT 0011001101011111 word: SLICEA.K0.INIT 1111001111000000 word: SLICEA.K1.INIT 0011111100001100 word: SLICEC.K0.INIT 0000110000111111 word: SLICEC.K1.INIT 0011001101011111 word: SLICED.K0.INIT 0000110000111111 word: SLICED.K1.INIT 0000000011111111 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 .tile R42C40:PLC2 arc: N3_V06N0003 S3_V06N0003 .tile R42C43:PLC2 arc: N3_V06N0003 S3_V06N0003 .tile R42C4:PLC2 arc: E1_H02E0201 V06S0103 arc: E1_H02E0401 V02S0401 arc: E1_H02E0701 E1_H01W0100 arc: H00L0100 V02S0301 arc: H00R0000 H02W0601 arc: H00R0100 S1_V02N0701 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0101 H02E0101 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0601 H02W0601 arc: N3_V06N0303 E3_H06W0303 arc: S1_V02S0001 H02E0001 arc: V00B0100 H02W0501 arc: W1_H02W0101 V02S0101 arc: W1_H02W0301 H01E0101 arc: W1_H02W0401 V02N0401 arc: A1 E1_H01E0001 arc: A7 V00T0100 arc: B0 S1_V02N0101 arc: B1 V00T0000 arc: B3 S1_V02N0101 arc: B7 V00T0000 arc: C0 H00L0100 arc: C1 V02N0401 arc: C2 S1_V02N0401 arc: C3 H02E0601 arc: C7 V02N0001 arc: CE0 H00R0000 arc: CE1 H00R0000 arc: CLK0 G_HPBX0000 arc: D0 H02E0201 arc: D1 S1_V02N0001 arc: D2 V02S0201 arc: D3 V00B0100 arc: D7 H00R0100 arc: E1_H01E0001 Q3 arc: E1_H02E0001 F2 arc: E3_H06E0203 F7 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F7 F7_SLICE arc: H01W0000 F2 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: N1_V01N0101 F2 arc: S1_V02S0201 F2 arc: S3_V06S0103 F1 arc: V00T0000 Q0 arc: V00T0100 Q3 arc: V01S0000 F2 arc: V01S0100 F2 arc: W1_H02W0001 F2 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0101010100111111 word: SLICEA.K0.INIT 0011111100001100 word: SLICEA.K1.INIT 0011001101011111 word: SLICEB.K0.INIT 0000000011110000 word: SLICEB.K1.INIT 0000110000001111 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.A1MUX 1 .tile R42C5:PLC2 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0101 V02S0101 arc: E1_H02E0301 V01N0101 arc: E1_H02E0401 V02N0401 arc: E1_H02E0501 S1_V02N0501 arc: E1_H02E0601 V02N0601 arc: E1_H02E0701 V01N0101 arc: H00R0100 E1_H02W0701 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0101 S1_V02N0001 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0501 S3_V06N0303 arc: N1_V02N0601 S1_V02N0301 arc: N1_V02N0701 S3_V06N0203 arc: S1_V02S0001 S3_V06N0003 arc: S1_V02S0501 N1_V02S0501 arc: S1_V02S0601 V01N0001 arc: V00B0000 V02S0001 arc: V00B0100 V02S0101 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0501 N1_V01S0100 arc: W1_H02W0601 V06N0303 arc: A1 H00R0000 arc: A3 E1_H01E0001 arc: A5 H02E0701 arc: A7 H00L0000 arc: B0 V02S0101 arc: B1 V00T0000 arc: B2 V02S0101 arc: B3 H01W0100 arc: B4 V00B0100 arc: B5 V02N0501 arc: B6 V00B0100 arc: B7 V01S0000 arc: C0 N1_V01S0100 arc: C1 V02N0601 arc: C2 V02S0601 arc: C3 V02N0601 arc: C4 W1_H02E0601 arc: C5 V01N0101 arc: C6 W1_H02E0601 arc: C7 V01N0101 arc: CE0 H00R0100 arc: CE1 H00R0100 arc: CE2 H00R0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: D0 N1_V02S0001 arc: D1 S1_V02N0001 arc: D2 N1_V01S0000 arc: D3 S1_V02N0001 arc: D4 V00B0000 arc: D5 V02N0401 arc: D6 H02E0201 arc: D7 V02N0401 arc: E1_H01E0001 Q4 arc: E3_H06E0303 F5 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q0 arc: H00R0000 Q6 arc: H01W0100 Q2 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: S3_V06S0003 F3 arc: S3_V06S0103 F1 arc: S3_V06S0203 F7 arc: V00T0000 Q0 arc: V01S0000 Q6 arc: V01S0100 Q4 word: SLICEB.K0.INIT 1100000011110011 word: SLICEB.K1.INIT 0011001101011111 word: SLICEA.K0.INIT 0000110000111111 word: SLICEA.K1.INIT 0011001101011111 word: SLICED.K0.INIT 0000110000001111 word: SLICED.K1.INIT 0011001101011111 word: SLICEC.K0.INIT 0000110000001111 word: SLICEC.K1.INIT 0011001101011111 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 .tile R42C6:PLC2 arc: E1_H02E0201 V01N0001 arc: E1_H02E0301 S3_V06N0003 arc: E1_H02E0401 E1_H01W0000 arc: E1_H02E0501 V06N0303 arc: E3_H06E0203 S3_V06N0203 arc: H00R0000 H02E0401 arc: H00R0100 V02N0701 arc: N1_V02N0001 W1_H02E0001 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0601 S3_V06N0303 arc: S1_V02S0101 N1_V02S0101 arc: S1_V02S0201 H02W0201 arc: S1_V02S0501 V01N0101 arc: S1_V02S0701 N1_V02S0701 arc: V00B0000 V02S0201 arc: V00B0100 H02E0501 arc: V00T0000 V02S0401 arc: V00T0100 N1_V02S0501 arc: W1_H02W0001 V06S0003 arc: A1 H00L0000 arc: A3 H02E0701 arc: A5 N1_V01N0101 arc: A7 N1_V01S0100 arc: B0 H02E0101 arc: B1 V00B0000 arc: B3 H00R0000 arc: B5 N1_V01S0000 arc: B7 H02E0301 arc: C0 W1_H02E0401 arc: C1 H02E0601 arc: C2 V02S0601 arc: C3 V02S0601 arc: C5 H02E0601 arc: C7 V00T0000 arc: CE0 H00R0100 arc: CLK0 G_HPBX0000 arc: D0 V02S0001 arc: D1 H02E0001 arc: D2 V00T0100 arc: D3 V00T0100 arc: D5 H02E0001 arc: D7 H02E0001 arc: E1_H02E0001 F2 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H00L0000 Q0 arc: M2 V00B0100 arc: MUXCLK0 CLK0 arc: N1_V01N0101 Q0 arc: S1_V02S0301 F1 arc: S3_V06S0203 F7 arc: S3_V06S0303 F5 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0101010100111111 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000111101110111 word: SLICEA.K0.INIT 1111001111110000 word: SLICEA.K1.INIT 0011001101011111 word: SLICEB.K0.INIT 1111111100001111 word: SLICEB.K1.INIT 1110000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 .tile R42C7:PLC2 arc: E1_H02E0001 E1_H01W0000 arc: E1_H02E0101 V02N0101 arc: E1_H02E0201 V06S0103 arc: E3_H06E0003 W1_H02E0001 arc: H00L0000 E1_H02W0201 arc: H00R0100 V02S0501 arc: H01W0000 E3_H06W0103 arc: N1_V02N0001 W1_H02E0001 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0301 H02W0301 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0501 H02E0501 arc: N1_V02N0701 W1_H02E0701 arc: S1_V02S0101 V01N0101 arc: S1_V02S0301 S3_V06N0003 arc: S1_V02S0401 H02E0401 arc: S1_V02S0601 E3_H06W0303 arc: S1_V02S0701 H02W0701 arc: V00B0000 V02S0201 arc: V00B0100 N1_V02S0101 arc: V00T0000 N1_V02S0601 arc: V00T0100 V02S0501 arc: W1_H02W0201 V01N0001 arc: W1_H02W0401 S3_V06N0203 arc: W1_H02W0701 V02N0701 arc: B1 H02W0101 arc: B2 H02E0301 arc: B5 H00L0000 arc: B6 N1_V01S0000 arc: C1 N1_V02S0601 arc: C2 E1_H02W0401 arc: C4 V02S0001 arc: C5 V00T0000 arc: C6 S1_V02N0201 arc: CLK0 G_HPBX0000 arc: D1 H02E0001 arc: D2 V02N0201 arc: D3 H02W0201 arc: D4 H00R0100 arc: D5 H02E0201 arc: D6 S1_V02N0401 arc: D7 H00L0100 arc: E1_H01E0001 F1 arc: E1_H01E0101 F4 arc: E3_H06E0103 Q1 arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H00L0100 F1 arc: LSR0 V00B0000 arc: LSR1 V00B0000 arc: M2 V00B0100 arc: M6 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR2 LSR0 arc: N1_V01N0001 F5 arc: N1_V02N0601 F6 arc: S1_V02S0501 F5 arc: S3_V06S0303 Q5 arc: V01S0000 F2 arc: V01S0100 F4 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1100000011001111 word: SLICEC.K0.INIT 0000111100000000 word: SLICEC.K1.INIT 1100000011001111 word: SLICED.K0.INIT 1111110000001100 word: SLICED.K1.INIT 1111111100000000 word: SLICEB.K0.INIT 1111110000001100 word: SLICEB.K1.INIT 1111111100000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 .tile R42C8:PLC2 arc: E1_H01E0101 W3_H06E0203 arc: E1_H02E0001 E3_H06W0003 arc: E1_H02E0101 N1_V02S0101 arc: E1_H02E0501 V02S0501 arc: E1_H02E0601 E3_H06W0303 arc: E1_H02E0701 V02N0701 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0103 S3_V06N0103 arc: E3_H06E0203 W3_H06E0103 arc: E3_H06E0303 S3_V06N0303 arc: H00L0100 H02W0301 arc: H00R0000 V02N0601 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0201 H06W0103 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0401 E3_H06W0203 arc: N1_V02N0501 S3_V06N0303 arc: N1_V02N0601 E1_H01W0000 arc: N1_V02N0701 S1_V02N0701 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 S1_V02N0601 arc: S1_V02S0001 H02W0001 arc: S1_V02S0201 V01N0001 arc: S1_V02S0301 N1_V01S0100 arc: S1_V02S0401 N1_V02S0401 arc: S1_V02S0601 H02W0601 arc: S3_V06S0203 N1_V01S0000 arc: V00B0000 V02N0001 arc: W1_H02W0101 E3_H06W0103 arc: W1_H02W0201 H01E0001 arc: W1_H02W0301 E1_H01W0100 arc: W1_H02W0701 H01E0101 arc: C6 S1_V02N0001 arc: CE1 H00R0000 arc: CLK0 G_HPBX0000 arc: D0 E1_H02W0001 arc: D1 E1_H02W0001 arc: D2 E1_H02W0001 arc: D3 E1_H02W0001 arc: D4 N1_V02S0601 arc: D5 N1_V02S0601 arc: D6 E1_H02W0201 arc: F0 F5A_SLICE arc: F1 FXA_SLICE arc: F2 F5B_SLICE arc: F3 FXB_SLICE arc: F4 F5C_SLICE arc: F5 FXC_SLICE arc: F6 F5D_SLICE arc: H01W0000 F3 arc: M0 V00B0000 arc: M1 H02W0001 arc: M2 V00B0000 arc: M3 H00L0100 arc: M4 V00B0000 arc: M5 H02W0001 arc: M6 V00B0000 arc: MUXCLK1 CLK0 arc: S3_V06S0003 Q3 word: SLICEA.K0.INIT 1111111100000000 word: SLICEA.K1.INIT 1111111100000000 word: SLICEB.K0.INIT 1111111100000000 word: SLICEB.K1.INIT 1111111100000000 word: SLICEC.K0.INIT 1111111100000000 word: SLICEC.K1.INIT 1111111100000000 word: SLICED.K0.INIT 1111111100001111 word: SLICED.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R42C9:PLC2 arc: E1_H02E0101 N1_V01S0100 arc: E1_H02E0201 V06S0103 arc: E1_H02E0501 E1_H01W0100 arc: E1_H02E0601 W3_H06E0303 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0303 H01E0101 arc: H00L0100 N1_V02S0301 arc: H00R0000 E1_H02W0601 arc: H00R0100 H02E0701 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0301 E3_H06W0003 arc: N1_V02N0401 H06E0203 arc: N1_V02N0501 H06W0303 arc: N1_V02N0601 V01N0001 arc: N1_V02N0701 H02E0701 arc: S1_V02S0101 H06W0103 arc: S1_V02S0301 N1_V02S0201 arc: S1_V02S0401 N1_V02S0101 arc: S1_V02S0601 H06W0303 arc: S1_V02S0701 N1_V02S0601 arc: S3_V06S0003 N1_V01S0000 arc: V00B0000 V02S0001 arc: V00B0100 V02S0101 arc: V00T0000 H02E0001 arc: V01S0000 S3_V06N0103 arc: V01S0100 S3_V06N0303 arc: W1_H02W0001 N1_V02S0001 arc: W1_H02W0201 E3_H06W0103 arc: W1_H02W0301 V02S0301 arc: W1_H02W0401 S1_V02N0401 arc: W1_H02W0601 E1_H02W0601 arc: W3_H06W0203 E3_H06W0203 arc: W3_H06W0303 E3_H06W0303 arc: A0 H02E0501 arc: A3 V02N0701 arc: A7 S1_V02N0301 arc: B0 V02N0301 arc: B1 H02W0101 arc: B3 H02E0101 arc: B4 W1_H02E0101 arc: B5 H02W0301 arc: B6 V02S0701 arc: B7 V00B0100 arc: C0 V02S0401 arc: C1 H02E0601 arc: C3 H00L0100 arc: C4 H02W0601 arc: C5 V02N0001 arc: C6 V02N0201 arc: C7 H02W0401 arc: CE0 H00R0100 arc: CE1 H00R0000 arc: CE2 H00R0000 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: D0 H02W0201 arc: D1 E1_H02W0201 arc: D3 S1_V02N0201 arc: D4 V02N0401 arc: D5 W1_H02E0001 arc: D6 W1_H02E0201 arc: D7 S1_V02N0601 arc: E1_H01E0001 F1 arc: E1_H02E0401 Q4 arc: E3_H06E0103 Q2 arc: E3_H06E0203 Q7 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q7 arc: H01W0100 Q1 arc: M2 V00T0000 arc: M4 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q7 arc: N1_V02N0101 F1 arc: N1_V02N0201 F0 arc: N3_V06N0103 Q2 arc: N3_V06N0303 F6 arc: S3_V06S0103 Q2 arc: S3_V06S0203 Q7 arc: W3_H06W0103 Q2 word: SLICED.K0.INIT 0011001100001111 word: SLICED.K1.INIT 1110110010100000 word: SLICEA.K0.INIT 0101000100000001 word: SLICEA.K1.INIT 0000110000111111 word: SLICEB.K0.INIT 1111111111111111 word: SLICEB.K1.INIT 1111100010001000 word: SLICEC.K0.INIT 1111110000001100 word: SLICEC.K1.INIT 1111111111000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 .tile R43C10:PLC2 arc: E1_H02E0101 E1_H01W0100 arc: E1_H02E0201 W1_H02E0701 arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0501 W3_H06E0303 arc: E1_H02E0701 N1_V01S0100 arc: E3_H06E0203 W1_H02E0701 arc: H00L0100 N1_V02S0301 arc: H00R0000 V02S0401 arc: H00R0100 S1_V02N0501 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0101 E3_H06W0103 arc: N1_V02N0201 H02W0201 arc: N1_V02N0301 H02W0301 arc: N1_V02N0401 V01N0001 arc: N1_V02N0701 H02E0701 arc: N3_V06N0103 S3_V06N0003 arc: S1_V02S0101 V01N0101 arc: S1_V02S0301 N1_V02S0301 arc: S1_V02S0401 V01N0001 arc: S1_V02S0501 S3_V06N0303 arc: S1_V02S0701 E1_H02W0701 arc: S3_V06S0303 H06E0303 arc: V00B0000 W1_H02E0401 arc: V00B0100 V02S0301 arc: V00T0000 V02N0401 arc: V00T0100 V02N0501 arc: W1_H02W0001 N1_V02S0001 arc: W1_H02W0101 S3_V06N0103 arc: W1_H02W0201 E1_H02W0201 arc: W1_H02W0301 V06N0003 arc: W1_H02W0501 E1_H02W0501 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0103 S3_V06N0103 arc: W3_H06W0303 E1_H02W0501 arc: A1 H02W0701 arc: A3 H02W0701 arc: B1 H02E0301 arc: B3 H02E0301 arc: B4 E1_H02W0301 arc: B5 V01S0000 arc: B6 N1_V02S0701 arc: C0 H00L0100 arc: C1 H00L0100 arc: C2 H00L0100 arc: C3 H00L0100 arc: C4 W1_H02E0601 arc: C5 V00B0100 arc: C6 H02E0401 arc: CLK0 G_HPBX0000 arc: D0 H00R0000 arc: D1 H00R0000 arc: D2 H02W0001 arc: D3 H02W0001 arc: D4 F2 arc: D5 V00B0000 arc: D6 S1_V02N0401 arc: D7 H00R0100 arc: E3_H06E0003 F0 arc: F0 F5A_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H01W0000 F6 arc: LSR0 H02W0501 arc: M0 V00T0000 arc: M2 V00T0100 arc: M6 E1_H02W0401 arc: MUXCLK2 CLK0 arc: MUXLSR2 LSR0 arc: N1_V01N0001 F4 arc: S3_V06S0203 Q4 arc: V01S0000 F4 arc: V01S0100 F5 word: SLICEC.K0.INIT 1100000011001111 word: SLICEC.K1.INIT 0000000000111111 word: SLICED.K0.INIT 0000110011111100 word: SLICED.K1.INIT 0000000011111111 word: SLICEA.K0.INIT 1111111100001111 word: SLICEA.K1.INIT 1110000000000000 word: SLICEB.K0.INIT 1111111100001111 word: SLICEB.K1.INIT 1110000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 .tile R43C11:PLC2 arc: E1_H02E0301 N1_V01S0100 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0303 W3_H06E0203 arc: H00L0000 V02S0201 arc: H00L0100 E1_H02W0101 arc: H00R0000 S1_V02N0401 arc: H00R0100 N1_V02S0501 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0601 H02W0601 arc: N1_V02N0701 W3_H06E0203 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0003 arc: S1_V02S0001 S3_V06N0003 arc: S1_V02S0101 H06W0103 arc: S1_V02S0201 H02E0201 arc: S1_V02S0301 S3_V06N0003 arc: S1_V02S0601 E1_H02W0601 arc: S1_V02S0701 W3_H06E0203 arc: S3_V06S0003 H06E0003 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 E3_H06W0303 arc: V00B0000 N1_V02S0201 arc: V00T0000 E1_H02W0201 arc: V00T0100 H02E0101 arc: V01S0000 S3_V06N0103 arc: W1_H02W0001 V02S0001 arc: W1_H02W0101 V02S0101 arc: W1_H02W0201 S3_V06N0103 arc: W1_H02W0301 S3_V06N0003 arc: W1_H02W0401 S3_V06N0203 arc: W1_H02W0501 S1_V02N0501 arc: W1_H02W0601 V01N0001 arc: W1_H02W0701 W3_H06E0203 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0103 E3_H06W0103 arc: W3_H06W0203 E3_H06W0203 arc: A0 E1_H01E0001 arc: A2 V02N0501 arc: A4 N1_V01N0101 arc: A6 V00T0100 arc: B0 H00R0100 arc: B1 V02N0301 arc: B2 H00R0000 arc: B3 V02S0301 arc: B4 V02S0701 arc: B5 H02W0101 arc: B6 N1_V02S0701 arc: B7 V00B0100 arc: C0 H00L0000 arc: C1 E1_H01W0000 arc: C2 H00L0000 arc: C3 H00L0100 arc: C4 V02S0201 arc: C5 E1_H02W0401 arc: C6 V02S0201 arc: C7 V00T0000 arc: CE0 V02N0201 arc: CE1 V02N0201 arc: CE2 V02S0601 arc: CE3 V02S0601 arc: CLK0 G_HPBX0000 arc: D0 V02N0001 arc: D1 H02W0001 arc: D2 V02N0001 arc: D3 H02W0001 arc: D4 V02N0401 arc: D5 H02W0001 arc: D6 V02N0401 arc: D7 H02W0001 arc: E1_H01E0001 Q1 arc: E1_H01E0101 Q1 arc: E1_H02E0101 Q1 arc: E1_H02E0201 F0 arc: E1_H02E0401 F6 arc: E1_H02E0501 Q5 arc: E1_H02E0701 Q7 arc: E3_H06E0103 F2 arc: E3_H06E0203 F4 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0100 Q7 arc: LSR0 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR0 arc: MUXLSR1 LSR0 arc: MUXLSR2 LSR0 arc: MUXLSR3 LSR0 arc: N1_V01N0101 Q5 arc: N1_V02N0501 Q7 arc: V00B0100 Q5 arc: V01S0100 Q3 word: SLICED.K0.INIT 0101101000111100 word: SLICED.K1.INIT 1100110011110000 word: SLICEC.K0.INIT 0101101000111100 word: SLICEC.K1.INIT 1100110011110000 word: SLICEA.K0.INIT 0101101000111100 word: SLICEA.K1.INIT 1100110011110000 word: SLICEB.K0.INIT 0101101000111100 word: SLICEB.K1.INIT 1100110011110000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A1MUX 1 .tile R43C12:PLC2 arc: E1_H02E0201 V02S0201 arc: E1_H02E0301 W1_H02E0301 arc: E1_H02E0501 N1_V02S0501 arc: E1_H02E0701 N1_V02S0701 arc: E3_H06E0003 S3_V06N0003 arc: E3_H06E0303 W3_H06E0303 arc: H00L0100 H02W0301 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0201 E1_H01W0000 arc: N1_V02N0301 E1_H01W0100 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0601 E1_H02W0601 arc: N1_V02N0701 H06W0203 arc: N3_V06N0103 S1_V02N0101 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0201 S3_V06N0103 arc: S1_V02S0401 S3_V06N0203 arc: S1_V02S0701 S3_V06N0203 arc: V00T0000 S1_V02N0601 arc: V00T0100 H02E0101 arc: W1_H02W0001 E1_H02W0001 arc: W1_H02W0101 H01E0101 arc: W1_H02W0201 E3_H06W0103 arc: W1_H02W0301 E1_H02W0201 arc: W1_H02W0401 E1_H02W0401 arc: W1_H02W0501 S1_V02N0501 arc: W1_H02W0701 S3_V06N0203 arc: W3_H06W0003 E3_H06W0303 arc: A0 W1_H02E0501 arc: A2 H00L0100 arc: A3 V02S0701 arc: A4 W1_H02E0701 arc: A5 V02S0301 arc: A6 V02N0301 arc: A7 V00T0100 arc: B2 V01N0001 arc: B3 V02N0101 arc: B4 S1_V02N0701 arc: B5 V02N0501 arc: B6 V00T0000 arc: B7 V02N0701 arc: E1_H01E0001 F7 arc: E1_H01E0101 F5 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F6 arc: N1_V01N0001 F2 arc: V01S0000 F3 arc: W1_H02W0601 F4 word: SLICED.K0.INIT 1001011010101010 word: SLICED.K1.INIT 1001011010101010 word: SLICEB.K0.INIT 1001011010101010 word: SLICEB.K1.INIT 1001011010101010 word: SLICEA.K0.INIT 0000000000001010 word: SLICEA.K1.INIT 1111111111111111 word: SLICEC.K0.INIT 1001011010101010 word: SLICEC.K1.INIT 1001011010101010 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 YES enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R43C13:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: E1_H02E0101 V02S0101 arc: E1_H02E0201 S3_V06N0103 arc: E1_H02E0301 W1_H02E0201 arc: E1_H02E0501 V02S0501 arc: E1_H02E0601 V02S0601 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0103 W3_H06E0003 arc: E3_H06E0203 W1_H02E0401 arc: E3_H06E0303 N3_V06S0303 arc: H00L0100 W1_H02E0301 arc: H00R0000 V02N0401 arc: N1_V02N0101 E1_H01W0100 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0301 N1_V01S0100 arc: N1_V02N0601 E1_H01W0000 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 S1_V02N0201 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0301 H02E0301 arc: S1_V02S0701 S3_V06N0203 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0303 W3_H06E0303 arc: V00B0000 V02N0001 arc: V00T0000 N1_V02S0401 arc: W1_H02W0101 H01E0101 arc: W1_H02W0301 E1_H02W0201 arc: W1_H02W0401 H01E0001 arc: W1_H02W0601 S1_V02N0601 arc: W3_H06W0103 E3_H06W0103 arc: W3_H06W0203 E3_H06W0203 arc: W3_H06W0303 E3_H06W0303 arc: A0 W1_H02E0501 arc: A1 W1_H02E0701 arc: A2 S1_V02N0501 arc: A3 H00L0100 arc: A4 V00T0000 arc: A5 H02E0701 arc: A6 H02E0501 arc: A7 N1_V02S0301 arc: B0 V00B0000 arc: B1 V02N0301 arc: B2 V01N0001 arc: B3 V02N0101 arc: B4 H00R0000 arc: B5 V02N0701 arc: B6 S1_V02N0701 arc: B7 V02N0501 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F4 arc: H01W0100 F5 arc: N1_V01N0001 F1 arc: N1_V01N0101 F3 arc: N1_V02N0401 F6 arc: N1_V02N0701 F7 arc: V01S0000 F2 arc: W1_H02W0201 F0 word: SLICED.K0.INIT 1001011010101010 word: SLICED.K1.INIT 1001011010101010 word: SLICEC.K0.INIT 1001011010101010 word: SLICEC.K1.INIT 1001011010101010 word: SLICEB.K0.INIT 1001011010101010 word: SLICEB.K1.INIT 1001011010101010 word: SLICEA.K0.INIT 1001011010101010 word: SLICEA.K1.INIT 1001011010101010 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R43C14:PLC2 arc: E1_H02E0001 V02S0001 arc: E1_H02E0301 N1_V02S0301 arc: E1_H02E0501 V02S0501 arc: E1_H02E0701 N1_V01S0100 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0103 W1_H02E0201 arc: E3_H06E0203 W3_H06E0203 arc: E3_H06E0303 W3_H06E0303 arc: H00L0000 N1_V02S0001 arc: H00L0100 V02S0301 arc: H00R0000 S1_V02N0601 arc: N1_V02N0001 H02W0001 arc: N1_V02N0101 H02W0101 arc: N1_V02N0201 H02E0201 arc: N1_V02N0301 H02W0301 arc: N1_V02N0401 E1_H01W0000 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0601 E1_H02W0601 arc: N1_V02N0701 E1_H02W0701 arc: N3_V06N0103 S1_V02N0201 arc: S1_V02S0001 N3_V06S0003 arc: S1_V02S0101 V01N0101 arc: S1_V02S0201 N1_V02S0701 arc: S1_V02S0701 W3_H06E0203 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N1_V02S0501 arc: V00B0000 V02N0201 arc: V00T0000 V02N0401 arc: V00T0100 H02E0101 arc: W1_H02W0001 E1_H02W0001 arc: W1_H02W0201 E1_H02W0201 arc: W1_H02W0401 N1_V02S0401 arc: W1_H02W0501 E1_H01W0100 arc: W1_H02W0601 H01E0001 arc: W3_H06W0003 E3_H06W0303 arc: W3_H06W0103 S3_V06N0103 arc: W3_H06W0203 E3_H06W0103 arc: W3_H06W0303 V06S0303 arc: A0 V02N0701 arc: A1 H00L0000 arc: A2 H00L0100 arc: A3 V02S0701 arc: A4 V00T0100 arc: A5 H02E0501 arc: A6 V02S0101 arc: A7 N1_V02S0101 arc: B0 V00B0000 arc: B1 V02N0101 arc: B2 V01N0001 arc: B3 V02N0301 arc: B4 H00R0000 arc: B5 S1_V02N0701 arc: B6 V00T0000 arc: B7 V02N0501 arc: E1_H01E0001 F3 arc: E1_H01E0101 F7 arc: E1_H02E0401 F6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F1 arc: H01W0100 F0 arc: N1_V01N0001 F4 arc: N1_V01N0101 F2 arc: V01S0000 F5 word: SLICED.K0.INIT 1001011010101010 word: SLICED.K1.INIT 1001011010101010 word: SLICEC.K0.INIT 1001011010101010 word: SLICEC.K1.INIT 1001011010101010 word: SLICEB.K0.INIT 1001011010101010 word: SLICEB.K1.INIT 1001011010101010 word: SLICEA.K0.INIT 1001011010101010 word: SLICEA.K1.INIT 1001011010101010 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R43C15:PLC2 arc: E1_H02E0201 S1_V02N0201 arc: E1_H02E0301 W1_H02E0301 arc: E1_H02E0501 E1_H01W0100 arc: E1_H02E0601 W3_H06E0303 arc: E1_H02E0701 W1_H02E0601 arc: E3_H06E0203 W3_H06E0203 arc: H00L0000 V02N0001 arc: H00L0100 H02E0301 arc: H00R0000 V02N0601 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0301 H02W0301 arc: N1_V02N0401 H02E0401 arc: N1_V02N0501 S1_V02N0501 arc: N1_V02N0601 H01E0001 arc: N1_V02N0701 E1_H02W0701 arc: N3_V06N0003 S1_V02N0301 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0301 H06W0003 arc: S1_V02S0401 S3_V06N0203 arc: S1_V02S0501 S3_V06N0303 arc: S1_V02S0701 E3_H06W0203 arc: S3_V06S0103 N1_V02S0201 arc: S3_V06S0303 N3_V06S0303 arc: V00T0000 V02S0401 arc: V00T0100 N1_V02S0501 arc: W1_H02W0101 V06S0103 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0301 H01E0101 arc: W3_H06W0003 N1_V01S0000 arc: W3_H06W0303 E1_H02W0601 arc: A0 N1_V02S0701 arc: A1 H00L0100 arc: A2 H02E0701 arc: A3 V02S0501 arc: A4 V00T0000 arc: A5 V00T0100 arc: A6 V02S0101 arc: A7 V02S0301 arc: B0 V01N0001 arc: B1 V02N0101 arc: B2 H00L0000 arc: B3 V02N0301 arc: B4 H00R0000 arc: B5 V02N0501 arc: B6 H02W0101 arc: B7 V02N0701 arc: E1_H01E0001 F0 arc: E1_H01E0101 F3 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F1 arc: H01W0100 F6 arc: N1_V01N0001 F4 arc: V01S0000 F5 arc: W1_H02W0001 F2 arc: W3_H06W0203 F7 word: SLICED.K0.INIT 1001011010101010 word: SLICED.K1.INIT 1001011010101010 word: SLICEC.K0.INIT 1001011010101010 word: SLICEC.K1.INIT 1001011010101010 word: SLICEB.K0.INIT 1001011010101010 word: SLICEB.K1.INIT 1001011010101010 word: SLICEA.K0.INIT 1001011010101010 word: SLICEA.K1.INIT 1001011010101010 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R43C16:PLC2 arc: E1_H02E0001 W3_H06E0003 arc: E1_H02E0101 E1_H01W0100 arc: E1_H02E0301 N1_V01S0100 arc: E1_H02E0401 V02N0401 arc: E1_H02E0701 W3_H06E0203 arc: E3_H06E0003 W1_H02E0001 arc: E3_H06E0203 S3_V06N0203 arc: E3_H06E0303 S3_V06N0303 arc: H00L0100 V02S0101 arc: N1_V02N0101 V01N0101 arc: N1_V02N0201 H06E0103 arc: N1_V02N0301 E1_H01W0100 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0501 H02W0501 arc: N1_V02N0601 H01E0001 arc: N1_V02N0701 H06E0203 arc: N3_V06N0003 S1_V02N0301 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0201 H02W0201 arc: S1_V02S0301 S3_V06N0003 arc: S1_V02S0401 S3_V06N0203 arc: S1_V02S0501 N1_V02S0401 arc: S1_V02S0701 E1_H01W0100 arc: S3_V06S0003 H06E0003 arc: V00B0000 N1_V02S0201 arc: V00B0100 V02S0101 arc: V00T0000 H02E0201 arc: W1_H02W0101 V02N0101 arc: W1_H02W0201 N1_V01S0000 arc: W1_H02W0301 E1_H02W0201 arc: W1_H02W0601 S1_V02N0601 arc: W1_H02W0701 H01E0101 arc: W3_H06W0003 E3_H06W0003 arc: A0 W1_H02E0501 arc: A1 H00L0100 arc: A2 H02E0501 arc: A6 H02E0501 arc: B0 V01N0001 arc: B1 V02N0301 arc: B6 V00T0000 arc: B7 V00B0100 arc: C6 V02N0201 arc: C7 E1_H01E0101 arc: CE3 S1_V02N0601 arc: CLK0 G_HPBX0000 arc: D6 S1_V02N0401 arc: D7 H01W0000 arc: E1_H01E0001 F6 arc: E1_H01E0101 F2 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F1 arc: H01W0100 Q7 arc: LSR0 V00B0000 arc: MUXCLK3 CLK0 arc: MUXLSR3 LSR0 arc: N1_V01N0001 F0 arc: N1_V02N0001 F2 arc: V01S0100 F2 arc: W1_H02W0001 F2 arc: W3_H06W0103 F2 word: SLICED.K0.INIT 0101101000111100 word: SLICED.K1.INIT 1100111111000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000001010 word: SLICEA.K0.INIT 1001011010101010 word: SLICEA.K1.INIT 1001011010101010 word: SLICEB.K0.INIT 0101101010101010 word: SLICEB.K1.INIT 1111000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R43C17:PLC2 arc: E1_H02E0001 W3_H06E0003 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0301 S3_V06N0003 arc: E1_H02E0601 V06S0303 arc: E3_H06E0303 W3_H06E0303 arc: H00L0000 S1_V02N0201 arc: H00R0000 W1_H02E0601 arc: H01W0100 W3_H06E0303 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0101 S1_V02N0001 arc: N1_V02N0201 H01E0001 arc: N1_V02N0301 W1_H02E0301 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0601 V01N0001 arc: N1_V02N0701 W1_H02E0701 arc: N3_V06N0003 S1_V02N0301 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S1_V02N0501 arc: S1_V02S0001 H02W0001 arc: S1_V02S0101 N3_V06S0103 arc: S1_V02S0601 H02W0601 arc: S3_V06S0003 H06E0003 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 E3_H06W0203 arc: S3_V06S0303 W3_H06E0303 arc: V00B0100 V02N0301 arc: V00T0000 H02W0001 arc: V00T0100 S1_V02N0701 arc: W1_H02W0101 W3_H06E0103 arc: W1_H02W0201 N3_V06S0103 arc: W1_H02W0501 S3_V06N0303 arc: W1_H02W0601 S1_V02N0601 arc: W1_H02W0701 W3_H06E0203 arc: W3_H06W0003 E3_H06W0303 arc: W3_H06W0103 E3_H06W0003 arc: W3_H06W0203 E3_H06W0103 arc: W3_H06W0303 E3_H06W0203 arc: A1 N1_V02S0701 arc: B1 H01W0100 arc: B6 H02E0301 arc: B7 V00B0000 arc: C0 H02E0401 arc: C1 H00L0000 arc: C6 V02S0001 arc: C7 V00T0000 arc: CLK0 G_HPBX0000 arc: D0 H00R0000 arc: D1 H00R0000 arc: D6 F0 arc: D7 V02N0401 arc: F0 F5A_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: LSR1 V00T0100 arc: M0 V00B0100 arc: MUXCLK3 CLK0 arc: MUXLSR3 LSR1 arc: N1_V01N0001 F7 arc: N1_V02N0401 F6 arc: V00B0000 F6 arc: V01S0000 Q6 word: SLICED.K0.INIT 1100000011001111 word: SLICED.K1.INIT 0000000000111111 word: SLICEA.K0.INIT 1111111100001111 word: SLICEA.K1.INIT 1010100000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 .tile R43C18:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0001 S3_V06N0003 arc: E1_H02E0201 W1_H02E0701 arc: E1_H02E0601 W3_H06E0303 arc: E3_H06E0003 W3_H06E0303 arc: H00L0100 H02E0101 arc: H00R0000 N1_V02S0401 arc: N1_V02N0001 W3_H06E0003 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 H02E0301 arc: N1_V02N0501 W3_H06E0303 arc: N1_V02N0701 S1_V02N0701 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S1_V02N0601 arc: S1_V02S0001 E1_H02W0001 arc: S1_V02S0501 E1_H01W0100 arc: S1_V02S0601 W3_H06E0303 arc: S3_V06S0103 N1_V02S0201 arc: S3_V06S0203 N1_V02S0701 arc: S3_V06S0303 N1_V01S0100 arc: V00B0100 S1_V02N0301 arc: V00T0000 V02S0601 arc: V00T0100 V02N0501 arc: V01S0100 S3_V06N0303 arc: W1_H02W0001 V06S0003 arc: W1_H02W0201 E3_H06W0103 arc: W1_H02W0601 V02N0601 arc: W3_H06W0003 V06S0003 arc: W3_H06W0103 E3_H06W0003 arc: W3_H06W0303 E3_H06W0303 arc: A1 H00R0000 arc: B1 W1_H02E0101 arc: B6 N1_V01S0000 arc: B7 V00B0000 arc: C0 N1_V02S0401 arc: C1 H00L0100 arc: C6 H02E0601 arc: C7 V00T0000 arc: CLK0 G_HPBX0000 arc: D0 H02E0001 arc: D1 H02E0001 arc: D6 W1_H02E0001 arc: D7 V02N0401 arc: E1_H02E0401 F6 arc: E3_H06E0303 Q6 arc: F0 F5A_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: LSR1 V00T0100 arc: M0 V00B0100 arc: MUXCLK3 CLK0 arc: MUXLSR3 LSR1 arc: S3_V06S0003 F0 arc: V00B0000 F6 arc: V01S0000 F7 word: SLICEA.K0.INIT 1111111100001111 word: SLICEA.K1.INIT 1010100000000000 word: SLICED.K0.INIT 1100000011001111 word: SLICED.K1.INIT 0000000011001111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 .tile R43C19:PLC2 arc: E1_H01E0101 E3_H06W0203 arc: E1_H02E0301 W3_H06E0003 arc: E1_H02E0501 E3_H06W0303 arc: E1_H02E0601 H01E0001 arc: E3_H06E0003 W3_H06E0303 arc: H00L0000 V02N0201 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0301 H06E0003 arc: N1_V02N0401 E1_H02W0401 arc: N3_V06N0103 S1_V02N0201 arc: S1_V02S0001 H02E0001 arc: S1_V02S0301 E1_H02W0301 arc: S1_V02S0401 S3_V06N0203 arc: S1_V02S0501 E1_H02W0501 arc: S1_V02S0601 H02E0601 arc: S1_V02S0701 E1_H02W0701 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N1_V02S0201 arc: S3_V06S0303 N1_V01S0100 arc: W3_H06W0103 E1_H01W0100 arc: A0 H00L0000 arc: B2 H01W0100 arc: B3 Q3 arc: B4 H00R0000 arc: B5 V01S0000 arc: B6 V00B0000 arc: B7 V00B0100 arc: CE1 E1_H02W0101 arc: CE2 E1_H02W0101 arc: CE3 E1_H02W0101 arc: CLK0 G_HPBX0000 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0000 Q4 arc: H01W0100 Q2 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q7 arc: S1_V02S0101 Q3 arc: V00B0000 Q6 arc: V00B0100 Q7 arc: V01S0000 Q5 arc: V01S0100 Q6 arc: W3_H06W0203 Q4 arc: W3_H06W0303 Q5 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 0110011010101010 word: SLICEB.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 0000000000001010 word: SLICEA.K1.INIT 1111111111111111 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 YES enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R43C20:PLC2 arc: E1_H02E0201 S1_V02N0201 arc: E1_H02E0401 W3_H06E0203 arc: E1_H02E0601 E1_H01W0000 arc: E3_H06E0103 W3_H06E0003 arc: E3_H06E0203 W3_H06E0203 arc: E3_H06E0303 W3_H06E0303 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0201 W1_H02E0201 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0401 W1_H02E0401 arc: N1_V02N0501 H06E0303 arc: N1_V02N0601 H02E0601 arc: N3_V06N0003 S1_V02N0001 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0001 W3_H06E0003 arc: S1_V02S0101 H01E0101 arc: S1_V02S0301 E1_H02W0301 arc: S1_V02S0501 E1_H02W0501 arc: S1_V02S0601 S3_V06N0303 arc: S1_V02S0701 E1_H01W0100 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 E3_H06W0303 arc: W1_H02W0001 V02S0001 arc: W1_H02W0101 W3_H06E0103 arc: B0 V00T0000 arc: B1 Q1 arc: B2 H00L0000 arc: B3 Q3 arc: B4 H00R0000 arc: B5 V01S0000 arc: B6 V00B0000 arc: B7 V00B0100 arc: CE0 H02W0101 arc: CE1 H02W0101 arc: CE2 H02W0101 arc: CE3 H02W0101 arc: CLK0 G_HPBX0000 arc: E1_H01E0101 Q4 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: H00R0000 Q4 arc: H01W0100 Q5 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q2 arc: N1_V02N0101 Q3 arc: S1_V02S0201 Q0 arc: V00B0000 Q6 arc: V00B0100 Q7 arc: V00T0000 Q0 arc: V01S0000 Q5 arc: V01S0100 Q7 arc: W3_H06W0103 Q1 arc: W3_H06W0303 Q6 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 1100110000000000 word: SLICEB.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 1100110000000000 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R43C21:PLC2 arc: E1_H02E0101 V02S0101 arc: E1_H02E0301 W1_H02E0301 arc: E1_H02E0601 W1_H02E0301 arc: E1_H02E0701 W3_H06E0203 arc: E3_H06E0303 W3_H06E0203 arc: H00L0100 V02S0101 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0101 S1_V02N0001 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 H06E0003 arc: N1_V02N0401 W3_H06E0203 arc: N1_V02N0501 W1_H02E0501 arc: N1_V02N0601 H02W0601 arc: N1_V02N0701 W3_H06E0203 arc: N3_V06N0103 H06W0103 arc: N3_V06N0303 S1_V02N0501 arc: S1_V02S0001 H06E0003 arc: S1_V02S0101 H01E0101 arc: S1_V02S0201 V01N0001 arc: S1_V02S0301 H06E0003 arc: S1_V02S0501 E1_H01W0100 arc: S1_V02S0601 E1_H02W0601 arc: S1_V02S0701 H06W0203 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N1_V02S0201 arc: W1_H02W0101 V02S0101 arc: W1_H02W0301 E1_H02W0201 arc: W1_H02W0401 S1_V02N0401 arc: W1_H02W0501 E1_H02W0401 arc: W1_H02W0701 W3_H06E0203 arc: W3_H06W0203 S3_V06N0203 arc: B0 V00T0000 arc: B1 Q1 arc: B2 H00L0000 arc: B3 Q3 arc: B4 H00R0000 arc: B5 H02W0101 arc: B6 V00B0000 arc: B7 V00B0100 arc: CE0 H00L0100 arc: CE1 H00L0100 arc: CE2 H00L0100 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: E1_H01E0101 Q5 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: H00R0000 Q4 arc: H01W0000 Q3 arc: H01W0100 Q1 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q2 arc: N1_V01N0101 Q0 arc: S3_V06S0203 Q7 arc: V00B0000 Q6 arc: V00B0100 Q7 arc: V00T0000 Q0 arc: V01S0000 Q4 arc: V01S0100 Q6 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 1100110000000000 word: SLICEB.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 1100110000000000 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R43C22:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0301 E1_H01W0100 arc: E1_H02E0401 W1_H02E0401 arc: E1_H02E0701 W1_H02E0601 arc: E3_H06E0203 V06S0203 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0201 W1_H02E0201 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0401 W1_H02E0401 arc: N1_V02N0601 S1_V02N0301 arc: N1_V02N0701 H01E0101 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0203 W3_H06E0203 arc: N3_V06N0303 W3_H06E0303 arc: S1_V02S0001 H06W0003 arc: S1_V02S0101 E1_H02W0101 arc: S1_V02S0601 H02E0601 arc: S1_V02S0701 E1_H02W0701 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0101 H01E0101 arc: W1_H02W0301 E1_H02W0201 arc: W1_H02W0501 E1_H02W0501 arc: W1_H02W0601 S1_V02N0601 arc: W3_H06W0003 E1_H01W0000 arc: B0 V00T0000 arc: B1 Q1 arc: B2 H00L0000 arc: B3 Q3 arc: B4 H00R0000 arc: B5 V01S0000 arc: B6 V00B0000 arc: B7 V00B0100 arc: CE0 H02E0101 arc: CE1 H02E0101 arc: CE2 H02E0101 arc: CE3 H02E0101 arc: CLK0 G_HPBX0000 arc: E1_H01E0101 Q6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: H00R0000 Q4 arc: H01W0100 Q7 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q3 arc: S1_V02S0201 Q2 arc: S1_V02S0301 Q1 arc: S1_V02S0501 Q5 arc: S3_V06S0003 Q0 arc: V00B0000 Q6 arc: V00B0100 Q7 arc: V00T0000 Q0 arc: V01S0000 Q5 arc: V01S0100 Q4 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 1100110000000000 word: SLICEB.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 1100110000000000 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R43C23:PLC2 arc: E1_H02E0101 E1_H01W0100 arc: E3_H06E0103 S3_V06N0103 arc: H00L0100 V02S0101 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0301 W1_H02E0301 arc: N1_V02N0401 H06E0203 arc: N1_V02N0501 S3_V06N0303 arc: N1_V02N0601 H01E0001 arc: N1_V02N0701 W1_H02E0701 arc: N3_V06N0003 S1_V02N0001 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0001 H02W0001 arc: S1_V02S0101 E1_H02W0101 arc: S1_V02S0201 E3_H06W0103 arc: S1_V02S0301 E1_H02W0301 arc: S1_V02S0401 H06W0203 arc: S1_V02S0501 H01E0101 arc: S1_V02S0601 H02W0601 arc: S1_V02S0701 H02E0701 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 H06E0103 arc: S3_V06S0203 N1_V01S0000 arc: S3_V06S0303 N3_V06S0303 arc: V01S0000 N3_V06S0103 arc: W1_H02W0601 E1_H01W0000 arc: W3_H06W0103 S3_V06N0103 arc: W3_H06W0203 N1_V01S0000 arc: B0 V00T0000 arc: B1 Q1 arc: B2 H00L0000 arc: B3 Q3 arc: B4 H00R0000 arc: B5 V00B0100 arc: B6 V00B0000 arc: B7 H02E0301 arc: CE0 H00L0100 arc: CE1 H00L0100 arc: CE2 H00L0100 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: E1_H01E0101 Q0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: H00R0000 Q4 arc: H01W0000 Q4 arc: H01W0100 Q7 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q7 arc: V00B0000 Q6 arc: V00B0100 Q5 arc: V00T0000 Q0 arc: V01S0100 Q1 arc: W1_H02W0201 Q2 arc: W1_H02W0401 Q6 arc: W3_H06W0003 Q3 arc: W3_H06W0303 Q5 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 1100110000000000 word: SLICEB.K1.INIT 1100110000000000 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R43C24:PLC2 arc: E1_H02E0601 S1_V02N0601 arc: E3_H06E0203 S3_V06N0203 arc: H00L0100 V02S0101 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0201 H02W0201 arc: N1_V02N0301 W3_H06E0003 arc: N1_V02N0401 W1_H02E0401 arc: N1_V02N0501 H06E0303 arc: N1_V02N0601 S3_V06N0303 arc: N1_V02N0701 E1_H01W0100 arc: N3_V06N0003 S1_V02N0001 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 S1_V02N0601 arc: S1_V02S0001 W3_H06E0003 arc: S1_V02S0101 H06W0103 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0601 S3_V06N0303 arc: S1_V02S0701 H01E0101 arc: S3_V06S0103 N1_V01S0100 arc: S3_V06S0203 H06W0203 arc: S3_V06S0303 W3_H06E0303 arc: W1_H02W0001 E1_H02W0001 arc: W1_H02W0101 E1_H02W0101 arc: W1_H02W0601 E1_H02W0601 arc: W1_H02W0701 E1_H02W0701 arc: W3_H06W0003 E3_H06W0303 arc: W3_H06W0103 S3_V06N0103 arc: W3_H06W0203 E1_H01W0000 arc: B0 V00T0000 arc: B1 Q1 arc: B2 H00L0000 arc: B3 Q3 arc: B4 H00R0000 arc: B5 V00B0100 arc: B6 V00B0000 arc: B7 H02E0101 arc: CE0 H00L0100 arc: CE1 H00L0100 arc: CE2 H00L0100 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: H00R0000 Q4 arc: H01W0000 Q4 arc: H01W0100 Q7 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q2 arc: S1_V02S0301 Q3 arc: V00B0000 Q6 arc: V00B0100 Q5 arc: V00T0000 Q0 arc: V01S0000 Q1 arc: V01S0100 Q5 arc: W1_H02W0201 Q0 arc: W1_H02W0501 Q7 arc: W3_H06W0303 Q6 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 1100110000000000 word: SLICEB.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 1100110000000000 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R43C25:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: E1_H02E0101 V02S0101 arc: E1_H02E0701 V01N0101 arc: H00L0100 V02S0101 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0401 V01N0001 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0601 H02E0601 arc: N1_V02N0701 S3_V06N0203 arc: N3_V06N0203 S1_V02N0701 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0301 S3_V06N0003 arc: S1_V02S0601 E1_H02W0601 arc: S1_V02S0701 E1_H02W0701 arc: S3_V06S0003 H06W0003 arc: S3_V06S0103 N3_V06S0003 arc: W1_H02W0201 S3_V06N0103 arc: W1_H02W0301 E1_H01W0100 arc: W3_H06W0003 E1_H01W0000 arc: W3_H06W0303 S3_V06N0303 arc: B0 V00T0000 arc: B1 Q1 arc: B2 H00L0000 arc: B3 Q3 arc: B4 H00R0000 arc: B5 V01S0000 arc: B6 V00B0000 arc: B7 V00B0100 arc: CE0 H00L0100 arc: CE1 H00L0100 arc: CE2 H00L0100 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: H00R0000 Q4 arc: H01W0000 Q6 arc: H01W0100 Q4 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q0 arc: N1_V01N0101 Q5 arc: N1_V02N0001 Q2 arc: V00B0000 Q6 arc: V00B0100 Q7 arc: V00T0000 Q0 arc: V01S0000 Q5 arc: V01S0100 Q3 arc: W1_H02W0101 Q1 arc: W3_H06W0203 Q7 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 1100110000000000 word: SLICEB.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 1100110000000000 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R43C26:PLC2 arc: E1_H01E0101 W3_H06E0203 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0301 E1_H01W0100 arc: E1_H02E0401 E1_H01W0000 arc: E3_H06E0203 W3_H06E0203 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0201 H01E0001 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0601 W3_H06E0303 arc: N1_V02N0701 S1_V02N0701 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 H06E0103 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0101 S3_V06N0103 arc: S1_V02S0201 S3_V06N0103 arc: S1_V02S0501 N1_V02S0401 arc: S1_V02S0701 W3_H06E0203 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 W3_H06E0203 arc: S3_V06S0303 N3_V06S0303 arc: W1_H02W0201 S3_V06N0103 arc: W3_H06W0303 E3_H06W0203 arc: B0 V00T0000 arc: B1 Q1 arc: B2 H00L0000 arc: B3 Q3 arc: B4 H00R0000 arc: B5 V01S0000 arc: B6 V00B0000 arc: B7 V00B0100 arc: CE0 V02S0201 arc: CE1 V02S0201 arc: CE2 H02E0101 arc: CE3 H02E0101 arc: CLK0 G_HPBX0000 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: H00R0000 Q4 arc: H01W0000 Q1 arc: H01W0100 Q6 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: S3_V06S0003 Q0 arc: V00B0000 Q6 arc: V00B0100 Q7 arc: V00T0000 Q0 arc: V01S0000 Q5 arc: W1_H02W0001 Q2 arc: W1_H02W0101 Q3 arc: W1_H02W0601 Q4 arc: W1_H02W0701 Q5 arc: W3_H06W0203 Q7 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 1100110000000000 word: SLICEB.K1.INIT 1100110000000000 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R43C27:PLC2 arc: E1_H02E0201 S3_V06N0103 arc: H00L0100 V02S0301 arc: H00R0000 H02W0601 arc: H01W0100 W3_H06E0303 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0101 H02E0101 arc: N1_V02N0201 E1_H01W0000 arc: N1_V02N0301 H02E0301 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0501 H01E0101 arc: N1_V02N0601 H06W0303 arc: N1_V02N0701 E1_H01W0100 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0203 H06E0203 arc: S1_V02S0301 H01E0101 arc: S1_V02S0501 N3_V06S0303 arc: S1_V02S0601 W3_H06E0303 arc: S1_V02S0701 W1_H02E0701 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0203 N1_V01S0000 arc: V00B0000 H02E0401 arc: V00B0100 S1_V02N0301 arc: V00T0100 H02W0301 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0601 W3_H06E0303 arc: W1_H02W0701 S3_V06N0203 arc: W3_H06W0103 E1_H01W0100 arc: A4 V00B0000 arc: A7 H00R0000 arc: B0 V00T0000 arc: B1 Q1 arc: B4 V00B0100 arc: B6 E1_H02W0101 arc: B7 H02W0101 arc: C4 V02N0001 arc: C6 H02W0401 arc: C7 S1_V02N0001 arc: CE0 W1_H02E0101 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: D4 S1_V02N0601 arc: D6 V02N0401 arc: D7 V02S0401 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q1 arc: M4 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q6 arc: N1_V01N0101 F7 arc: V00T0000 Q0 arc: V01S0100 Q0 arc: W3_H06W0203 F4 word: SLICED.K0.INIT 1100111111000000 word: SLICED.K1.INIT 1110101000101010 word: SLICEC.K0.INIT 0001001101011111 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000001010 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 1100110000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R43C28:PLC2 arc: E1_H02E0001 V06N0003 arc: E1_H02E0201 S3_V06N0103 arc: E1_H02E0601 S3_V06N0303 arc: H00L0100 V02S0301 arc: H00R0000 H02W0401 arc: N1_V02N0101 W1_H02E0101 arc: N1_V02N0201 E1_H01W0000 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0601 V01N0001 arc: N1_V02N0701 S3_V06N0203 arc: S1_V02S0601 E1_H02W0601 arc: S3_V06S0203 W3_H06E0203 arc: V00B0000 V02S0001 arc: V00B0100 E1_H02W0501 arc: V00T0000 H02W0001 arc: V00T0100 H02W0301 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0401 V01N0001 arc: A1 V02S0501 arc: A3 E1_H02W0701 arc: B0 V02S0101 arc: B1 V00B0000 arc: B2 E1_H01W0100 arc: B3 S1_V02N0101 arc: C0 H02W0601 arc: C1 H00L0000 arc: C2 S1_V02N0401 arc: C3 V02N0401 arc: CE1 H00L0100 arc: CE2 H00R0000 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: D0 V00B0100 arc: D1 E1_H02W0201 arc: D2 H02E0201 arc: D3 H02W0201 arc: E1_H01E0101 Q6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: H00L0000 F0 arc: H01W0000 F0 arc: H01W0100 F0 arc: M4 V00T0000 arc: M6 V00T0100 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q4 arc: N1_V01N0101 F3 arc: N3_V06N0103 Q2 arc: S1_V02S0101 F1 arc: S1_V02S0201 F0 arc: S3_V06S0003 F0 arc: V01S0000 F0 arc: W1_H02W0601 Q6 arc: W3_H06W0003 F0 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 1100111111000000 word: SLICEB.K1.INIT 1110101000101010 word: SLICEA.K0.INIT 0000000000111111 word: SLICEA.K1.INIT 0001010100111111 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 .tile R43C29:PLC2 arc: E1_H02E0101 S3_V06N0103 arc: E1_H02E0201 S3_V06N0103 arc: E1_H02E0301 E1_H01W0100 arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0501 V06S0303 arc: E1_H02E0701 V02S0701 arc: H00R0000 V02N0401 arc: H00R0100 H02W0501 arc: H01W0000 W3_H06E0103 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 H02E0001 arc: N1_V02N0101 H02W0101 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0401 H06W0203 arc: N1_V02N0601 S3_V06N0303 arc: N1_V02N0701 H06E0203 arc: S1_V02S0201 S3_V06N0103 arc: S1_V02S0601 H02W0601 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0303 N1_V01S0100 arc: V00T0000 H02E0001 arc: V00T0100 S1_V02N0501 arc: W1_H02W0001 N1_V01S0000 arc: W1_H02W0101 H01E0101 arc: W1_H02W0201 V02N0201 arc: W1_H02W0301 V06N0003 arc: W1_H02W0401 V02N0401 arc: W1_H02W0601 V02S0601 arc: CE0 H00R0100 arc: CE1 H02W0101 arc: CE2 H00R0000 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: E1_H01E0101 Q4 arc: H01W0100 Q4 arc: M0 H02E0601 arc: M2 E1_H02W0601 arc: M4 V00T0000 arc: M6 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q0 arc: N3_V06N0103 Q2 arc: V01S0000 Q2 arc: V01S0100 Q6 arc: W3_H06W0103 Q2 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R43C2:PLC2 arc: E1_H02E0101 V02N0101 arc: E1_H02E0201 V02N0201 arc: E1_H02E0301 E3_H06W0003 arc: E1_H02E0401 S1_V02N0401 arc: H00R0000 S1_V02N0401 arc: H00R0100 E1_H02W0501 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0601 E1_H02W0601 arc: S1_V02S0401 E3_H06W0203 arc: V00B0000 V02N0201 arc: A3 V00T0000 arc: A7 H00L0000 arc: B2 V02S0301 arc: B3 E1_H01W0100 arc: B7 E1_H02W0101 arc: C2 H00R0100 arc: C3 E1_H02W0601 arc: C7 E1_H02W0401 arc: CE1 H00R0000 arc: CLK0 G_HPBX0000 arc: D2 N1_V02S0201 arc: D3 V02N0201 arc: D7 V00B0000 arc: E1_H01E0101 F3 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: MUXCLK1 CLK0 arc: S3_V06S0203 F7 arc: V00T0000 Q2 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0101010100111111 word: SLICEB.K0.INIT 0000110000001111 word: SLICEB.K1.INIT 0011001101011111 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 .tile R43C30:PLC2 arc: E1_H02E0001 S1_V02N0001 arc: E3_H06E0303 W3_H06E0203 arc: H00L0000 V02S0201 arc: H00R0000 W1_H02E0601 arc: H00R0100 H02W0701 arc: N1_V02N0101 H02E0101 arc: N1_V02N0201 W1_H02E0201 arc: N1_V02N0601 E1_H02W0601 arc: N1_V02N0701 H02W0701 arc: N3_V06N0203 W3_H06E0203 arc: S1_V02S0701 H02W0701 arc: V00B0100 H02E0701 arc: V00T0000 V02S0401 arc: V00T0100 H02W0301 arc: V01S0000 S3_V06N0103 arc: W1_H02W0101 E1_H02W0101 arc: W1_H02W0201 E1_H02W0701 arc: W1_H02W0501 S3_V06N0303 arc: W1_H02W0601 S3_V06N0303 arc: W1_H02W0701 H01E0101 arc: W3_H06W0303 S3_V06N0303 arc: A1 V01N0101 arc: A3 V00T0000 arc: A4 V02S0101 arc: B0 V01N0001 arc: B1 V00T0000 arc: B2 F3 arc: B3 H00L0000 arc: B4 H02W0101 arc: B5 H02E0301 arc: C0 V02N0401 arc: C1 W1_H02E0601 arc: C2 S1_V02N0401 arc: C3 V02S0601 arc: C4 E1_H01E0101 arc: C5 V00B0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: D0 V01S0100 arc: D1 V02N0001 arc: D2 S1_V02N0201 arc: D3 H00R0000 arc: D4 H01W0000 arc: D5 V02N0601 arc: E1_H01E0101 F0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: H01W0000 F5 arc: H01W0100 Q6 arc: M6 V00T0100 arc: MUXCLK3 CLK0 arc: N1_V02N0001 F2 arc: N1_V02N0401 F4 arc: V01S0100 F1 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 1100001100000000 word: SLICEA.K1.INIT 1100111101000101 word: SLICEB.K0.INIT 1100000000000000 word: SLICEB.K1.INIT 1100001101000001 word: SLICEC.K0.INIT 1001000000000000 word: SLICEC.K1.INIT 1100001100000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 .tile R43C31:PLC2 arc: E1_H02E0601 S3_V06N0303 arc: H00L0000 W1_H02E0201 arc: H00R0000 V02N0601 arc: H00R0100 N1_V02S0501 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0601 S3_V06N0303 arc: N1_V02N0701 N1_V01S0100 arc: N3_V06N0003 S3_V06N0003 arc: S1_V02S0401 W1_H02E0401 arc: S1_V02S0501 W1_H02E0501 arc: S1_V02S0701 S3_V06N0203 arc: V00B0100 S1_V02N0301 arc: V00T0000 H02W0201 arc: V00T0100 N1_V02S0701 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0601 S1_V02N0601 arc: W1_H02W0701 V06S0203 arc: A1 E1_H01E0001 arc: A2 E1_H02W0501 arc: A3 E1_H02W0701 arc: A4 E1_H01W0000 arc: A5 V00T0000 arc: B1 N1_V02S0301 arc: B2 E1_H01W0100 arc: B3 H00R0100 arc: B4 H02W0301 arc: B5 V02S0501 arc: C1 H02W0401 arc: C2 H00L0000 arc: C3 S1_V02N0401 arc: C4 E1_H01E0101 arc: C5 W1_H02E0401 arc: CE3 V02S0601 arc: CLK0 G_HPBX0000 arc: D1 H00R0000 arc: D2 V00T0100 arc: D3 W1_H02E0201 arc: D4 H01W0000 arc: D5 H02E0001 arc: E1_H01E0001 Q6 arc: E1_H01E0101 F3 arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: H01W0000 F5 arc: M6 V00B0100 arc: MUXCLK3 CLK0 arc: N1_V02N0001 F2 arc: N1_V02N0401 F4 arc: V01S0000 F1 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1000010010100101 word: SLICEB.K0.INIT 1100010011110101 word: SLICEB.K1.INIT 1010001011110011 word: SLICEC.K0.INIT 1001000000000000 word: SLICEC.K1.INIT 1000101011001111 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ .tile R43C32:PLC2 arc: H00R0000 V02N0401 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0201 N3_V06S0103 arc: N3_V06N0203 S1_V02N0701 arc: S1_V02S0201 N3_V06S0103 arc: S1_V02S0501 N1_V01S0100 arc: S1_V02S0701 S3_V06N0203 arc: S3_V06S0103 N3_V06S0103 arc: V00B0000 V02N0201 arc: V00B0100 V02N0301 arc: V00T0000 V02S0601 arc: V01S0000 N3_V06S0103 arc: V01S0100 S3_V06N0303 arc: W1_H02W0101 N3_V06S0103 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0301 V02S0301 arc: W1_H02W0401 S1_V02N0401 arc: W1_H02W0701 W3_H06E0203 arc: CE0 H00R0000 arc: CE1 H00R0000 arc: CE2 V02N0601 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: E1_H01E0101 Q2 arc: H01W0000 Q0 arc: H01W0100 Q6 arc: M0 V00B0100 arc: M2 V00T0000 arc: M4 V00B0100 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q4 arc: S3_V06S0203 Q4 arc: W1_H02W0601 Q6 arc: W3_H06W0203 Q4 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R43C33:PLC2 arc: N1_V02N0601 W1_H02E0601 arc: N3_V06N0303 H06E0303 arc: W1_H02W0501 H01E0101 arc: W1_H02W0701 H01E0101 .tile R43C36:PLC2 arc: N3_V06N0303 W3_H06E0303 .tile R43C3:PLC2 arc: E1_H02E0401 V01N0001 arc: E1_H02E0601 V02S0601 arc: E1_H02E0701 E1_H01W0100 arc: E3_H06E0103 H01E0101 arc: H00R0000 H02E0401 arc: H00R0100 N1_V02S0501 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0601 V01N0001 arc: N3_V06N0003 S3_V06N0303 arc: S1_V02S0201 N1_V02S0201 arc: S1_V02S0301 V01N0101 arc: S1_V02S0501 H06W0303 arc: S1_V02S0701 W1_H02E0701 arc: S3_V06S0103 N1_V02S0201 arc: V00B0000 N1_V02S0001 arc: V00B0100 E1_H02W0701 arc: V00T0100 V02N0701 arc: A5 V00T0000 arc: A7 V02N0101 arc: B0 H02E0101 arc: B2 H02E0101 arc: B4 V02N0701 arc: B5 V01S0000 arc: B7 V00T0000 arc: C0 N1_V01S0100 arc: C2 H00R0100 arc: C4 V02S0201 arc: C5 E1_H02W0401 arc: C7 E1_H02W0401 arc: CE0 H00R0000 arc: CE1 H00R0000 arc: CE2 H00R0000 arc: CLK0 G_HPBX0000 arc: D0 V00B0100 arc: D1 N1_V02S0001 arc: D2 V02N0201 arc: D3 V02S0001 arc: D4 V00B0000 arc: D5 H02E0201 arc: D7 H02E0201 arc: E1_H01E0101 Q0 arc: E3_H06E0203 F7 arc: E3_H06E0303 F5 arc: F0 F5A_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H01W0100 Q0 arc: M0 V00T0100 arc: M2 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: V00T0000 Q2 arc: V01S0000 Q4 arc: V01S0100 Q4 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0011001101011111 word: SLICEC.K0.INIT 0000110000001111 word: SLICEC.K1.INIT 0011001101011111 word: SLICEA.K0.INIT 0000110000111111 word: SLICEA.K1.INIT 0000000011111111 word: SLICEB.K0.INIT 0000110000111111 word: SLICEB.K1.INIT 0000000011111111 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 .tile R43C4:PLC2 arc: E1_H02E0001 E3_H06W0003 arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0501 E3_H06W0303 arc: E1_H02E0601 N1_V01S0000 arc: E3_H06E0303 S3_V06N0303 arc: H00R0000 H02E0601 arc: H00R0100 S1_V02N0701 arc: N1_V02N0001 E1_H01W0000 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0401 E1_H01W0000 arc: N1_V02N0601 N1_V01S0000 arc: S1_V02S0001 V01N0001 arc: S1_V02S0301 W1_H02E0301 arc: S1_V02S0501 E1_H02W0501 arc: S1_V02S0601 H06W0303 arc: V00B0000 V02S0001 arc: V00B0100 V02N0101 arc: V00T0000 N1_V02S0601 arc: W1_H02W0101 H01E0101 arc: W1_H02W0401 E1_H01W0000 arc: W1_H02W0501 N1_V01S0100 arc: W1_H02W0601 E1_H01W0000 arc: A1 E1_H01E0001 arc: A3 H02W0501 arc: A5 N1_V01N0101 arc: A7 H02E0701 arc: B0 V02N0101 arc: B1 H01W0100 arc: B2 V02N0101 arc: B3 H00L0000 arc: B4 V00B0100 arc: B5 V01S0000 arc: B6 V00B0100 arc: B7 V02N0501 arc: C0 N1_V01S0100 arc: C1 E1_H01W0000 arc: C2 H02E0601 arc: C3 E1_H01W0000 arc: C4 V02S0201 arc: C5 H02W0401 arc: C6 V00T0000 arc: C7 H02W0401 arc: CE0 H00R0100 arc: CE1 H00R0100 arc: CE2 H00R0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: D0 H00R0000 arc: D1 V02N0001 arc: D2 V02N0201 arc: D3 V02N0001 arc: D4 N1_V02S0601 arc: D5 V02N0601 arc: D6 V00B0000 arc: D7 V02N0601 arc: E1_H01E0001 Q6 arc: E1_H01E0101 Q4 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: H01W0100 Q0 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q2 arc: N1_V02N0501 F7 arc: S1_V02S0701 F5 arc: S3_V06S0003 F3 arc: S3_V06S0103 F1 arc: V01S0000 Q4 arc: V01S0100 Q6 word: SLICEC.K0.INIT 0000110000001111 word: SLICEC.K1.INIT 0011001101011111 word: SLICEB.K0.INIT 0000110000111111 word: SLICEB.K1.INIT 0011001101011111 word: SLICED.K0.INIT 0000110000111111 word: SLICED.K1.INIT 0011001101011111 word: SLICEA.K0.INIT 0000110000001111 word: SLICEA.K1.INIT 0011001101011111 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 .tile R43C5:PLC2 arc: E1_H01E0101 E3_H06W0203 arc: E1_H02E0101 E3_H06W0103 arc: E1_H02E0301 S1_V02N0301 arc: H00R0100 H02W0701 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0101 V01N0101 arc: N1_V02N0401 V01N0001 arc: N1_V02N0501 N1_V01S0100 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0001 E3_H06W0003 arc: S1_V02S0101 E1_H02W0101 arc: S1_V02S0501 E1_H02W0501 arc: S1_V02S0601 E1_H02W0601 arc: V00T0100 N1_V02S0701 arc: W1_H02W0501 H01E0101 arc: W1_H02W0701 N3_V06S0203 arc: A1 E1_H01E0001 arc: A3 V00B0000 arc: B0 N1_V02S0101 arc: B1 V00B0000 arc: B3 H00L0000 arc: C0 H02E0601 arc: C1 S1_V02N0601 arc: C3 S1_V02N0401 arc: CE0 H00R0100 arc: CE2 H00R0100 arc: CLK0 G_HPBX0000 arc: D0 V00T0100 arc: D1 N1_V02S0201 arc: D3 N1_V02S0201 arc: E1_H01E0001 Q0 arc: E1_H02E0401 Q4 arc: E3_H06E0003 F3 arc: E3_H06E0203 Q4 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F3 F3_SLICE arc: H00L0000 Q0 arc: H01W0000 Q4 arc: M4 W1_H02E0401 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0101 Q4 arc: N1_V02N0601 Q4 arc: V00B0000 Q4 arc: V01S0000 F1 arc: V01S0100 Q4 arc: W1_H02W0401 Q4 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0011010100111111 word: SLICEA.K0.INIT 0000111100001100 word: SLICEA.K1.INIT 0000011111110111 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 .tile R43C6:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0001 W1_H02E0501 arc: E1_H02E0301 H01E0101 arc: E1_H02E0701 S1_V02N0701 arc: H00L0000 E1_H02W0001 arc: H00L0100 H02E0301 arc: H00R0000 H02E0401 arc: H00R0100 H02W0701 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0501 N3_V06S0303 arc: N1_V02N0601 E1_H01W0000 arc: N1_V02N0701 E1_H02W0701 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 V01N0001 arc: S1_V02S0101 H01E0101 arc: S1_V02S0201 H02W0201 arc: S1_V02S0301 N1_V02S0301 arc: V00B0100 H02W0701 arc: V00T0000 V02N0401 arc: V00T0100 E1_H02W0301 arc: W1_H02W0501 E1_H02W0401 arc: W1_H02W0701 E1_H02W0701 arc: A1 H00R0000 arc: A3 V02S0501 arc: A4 N1_V01N0101 arc: A5 V02N0101 arc: A7 H00R0000 arc: B1 V00T0000 arc: B3 V02N0301 arc: B4 V02N0701 arc: B5 V02N0501 arc: B7 V00T0000 arc: C0 V02N0601 arc: C1 V02N0601 arc: C3 H00L0000 arc: C4 H02W0401 arc: C5 V02S0201 arc: C6 E1_H02W0601 arc: C7 E1_H02W0601 arc: CE2 H00L0100 arc: CLK0 G_HPBX0000 arc: D0 V00B0100 arc: D1 V00B0100 arc: D3 H02W0001 arc: D4 W1_H02E0001 arc: D5 E1_H01W0100 arc: D6 H00R0100 arc: D7 H00R0100 arc: E1_H02E0401 F6 arc: E3_H06E0303 Q5 arc: F0 F5A_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: M0 V00T0100 arc: M6 W1_H02E0401 arc: MUXCLK2 CLK0 arc: N1_V01N0001 F0 arc: N1_V01N0101 Q5 arc: S3_V06S0003 F3 arc: S3_V06S0303 Q5 arc: V01S0000 F4 arc: W3_H06W0303 Q5 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0001001101011111 word: SLICEC.K0.INIT 0001001101011111 word: SLICEC.K1.INIT 0100000000000000 word: SLICED.K0.INIT 1111000011111111 word: SLICED.K1.INIT 1110000000000000 word: SLICEA.K0.INIT 1111000011111111 word: SLICEA.K1.INIT 1110000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 .tile R43C7:PLC2 arc: E1_H02E0101 V02N0101 arc: E1_H02E0201 E1_H01W0000 arc: E1_H02E0301 V02N0301 arc: E1_H02E0401 V02S0401 arc: E1_H02E0501 W1_H02E0401 arc: E1_H02E0601 V02S0601 arc: H00L0000 V02N0201 arc: H00L0100 W1_H02E0301 arc: H00R0100 H02W0501 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0101 H06W0103 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 W1_H02E0301 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0601 S1_V02N0601 arc: N1_V02N0701 H02W0701 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0101 W1_H02E0101 arc: S1_V02S0201 N1_V02S0701 arc: S1_V02S0601 H06W0303 arc: S1_V02S0701 S3_V06N0203 arc: S3_V06S0203 N1_V02S0701 arc: V00T0000 V02N0601 arc: V00T0100 E1_H02W0301 arc: W1_H02W0001 H01E0001 arc: W1_H02W0201 E1_H02W0701 arc: W1_H02W0401 E3_H06W0203 arc: W1_H02W0501 E3_H06W0303 arc: W1_H02W0601 V01N0001 arc: W1_H02W0701 N1_V02S0701 arc: W3_H06W0203 E3_H06W0103 arc: W3_H06W0303 E1_H01W0100 arc: A1 E1_H02W0501 arc: A2 N1_V02S0501 arc: A3 V02S0701 arc: A5 N1_V01N0101 arc: A7 N1_V01S0100 arc: B1 H02W0101 arc: B2 V02S0301 arc: B3 H00R0100 arc: B5 H02E0301 arc: B7 V02N0501 arc: C1 E1_H02W0401 arc: C2 H00L0000 arc: C3 E1_H01W0000 arc: C5 S1_V02N0201 arc: C7 V00T0100 arc: CE1 H00L0100 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: D1 H02W0201 arc: D2 V02N0001 arc: D3 F2 arc: D5 H02E0001 arc: D7 F2 arc: E3_H06E0003 Q3 arc: E3_H06E0303 Q6 arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H01W0000 Q6 arc: H01W0100 F1 arc: M6 V00T0000 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F5 arc: N3_V06N0303 Q6 arc: S1_V02S0301 F1 arc: S1_V02S0501 F5 arc: V01S0000 F5 arc: W1_H02W0101 F1 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000100000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000100000000000 word: SLICEB.K0.INIT 0000000101010001 word: SLICEB.K1.INIT 1100000011010001 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1100000011010001 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 .tile R43C8:PLC2 arc: E1_H02E0401 N1_V02S0401 arc: E1_H02E0501 W1_H02E0401 arc: E1_H02E0601 E3_H06W0303 arc: E1_H02E0701 N1_V02S0701 arc: H00L0000 N1_V02S0201 arc: H00R0000 H02W0601 arc: H00R0100 S1_V02N0701 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0601 H02W0601 arc: N1_V02N0701 S1_V02N0701 arc: N3_V06N0103 S1_V02N0101 arc: S1_V02S0401 H06E0203 arc: S1_V02S0501 H02E0501 arc: S1_V02S0601 H02W0601 arc: S1_V02S0701 H06W0203 arc: S3_V06S0203 N1_V02S0701 arc: V00B0000 N1_V02S0001 arc: V00T0000 S1_V02N0401 arc: V00T0100 H02W0101 arc: W1_H02W0001 E3_H06W0003 arc: W1_H02W0101 E1_H02W0101 arc: W1_H02W0201 S3_V06N0103 arc: W1_H02W0401 E3_H06W0203 arc: W1_H02W0501 V02N0501 arc: W1_H02W0601 E1_H01W0000 arc: W1_H02W0701 S1_V02N0701 arc: A2 H00L0100 arc: A3 V00T0000 arc: A6 W1_H02E0701 arc: A7 V02S0301 arc: B1 V02N0101 arc: B2 H02E0101 arc: B3 N1_V02S0101 arc: B5 V02N0501 arc: B6 H02E0301 arc: B7 V00B0000 arc: C0 N1_V02S0401 arc: C1 H02E0601 arc: C2 V02S0401 arc: C3 H00L0000 arc: C4 V00B0100 arc: C5 V02N0201 arc: C6 V02S0201 arc: C7 H02E0401 arc: CE0 H00R0100 arc: CE1 H00R0000 arc: CE2 V02S0601 arc: CLK0 G_HPBX0000 arc: D0 H02E0201 arc: D1 V00T0100 arc: D2 S1_V02N0201 arc: D3 V01S0100 arc: D4 E1_H02W0001 arc: D5 H02W0001 arc: D6 E1_H02W0201 arc: D7 E1_H01W0100 arc: E1_H01E0001 Q3 arc: E1_H01E0101 F1 arc: E3_H06E0003 Q3 arc: E3_H06E0203 F7 arc: E3_H06E0303 Q5 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 Q3 arc: H01W0000 F1 arc: H01W0100 F7 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0001 F7 arc: N1_V02N0101 Q3 arc: N3_V06N0203 F4 arc: S1_V02S0001 F2 arc: S1_V02S0201 F0 arc: V00B0100 Q5 arc: V01S0000 F6 arc: V01S0100 F5 arc: W1_H02W0301 Q1 arc: W3_H06W0003 Q3 arc: W3_H06W0203 F7 word: SLICEC.K0.INIT 0000111111110000 word: SLICEC.K1.INIT 1100000011110011 word: SLICED.K0.INIT 0011111100110101 word: SLICED.K1.INIT 1000000000000000 word: SLICEA.K0.INIT 0000000011110000 word: SLICEA.K1.INIT 0000110000111111 word: SLICEB.K0.INIT 1001000101111001 word: SLICEB.K1.INIT 1100111000001010 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ .tile R43C9:PLC2 arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0401 N1_V02S0401 arc: E1_H02E0701 V06S0203 arc: E3_H06E0203 V06S0203 arc: E3_H06E0303 W3_H06E0203 arc: H00R0100 S1_V02N0501 arc: H01W0000 W3_H06E0103 arc: H01W0100 E3_H06W0303 arc: N1_V02N0001 N1_V01S0000 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0201 H01E0001 arc: N1_V02N0301 H02W0301 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0501 W3_H06E0303 arc: N1_V02N0701 S1_V02N0601 arc: N3_V06N0203 S1_V02N0701 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0001 E3_H06W0003 arc: S1_V02S0101 E1_H02W0101 arc: S1_V02S0201 N1_V02S0201 arc: S1_V02S0301 E1_H02W0301 arc: S1_V02S0501 S3_V06N0303 arc: S1_V02S0601 E1_H02W0601 arc: S1_V02S0701 V01N0101 arc: S3_V06S0103 N1_V02S0201 arc: V00B0100 H02E0501 arc: V00T0000 N1_V02S0601 arc: V01S0100 S3_V06N0303 arc: W1_H02W0001 E1_H01W0000 arc: W1_H02W0101 N1_V01S0100 arc: W1_H02W0201 S3_V06N0103 arc: W1_H02W0301 H01E0101 arc: W1_H02W0401 E1_H02W0401 arc: W1_H02W0501 S3_V06N0303 arc: W1_H02W0601 E1_H02W0301 arc: W1_H02W0701 V06S0203 arc: B0 H00R0100 arc: B3 V02S0101 arc: C0 N1_V02S0401 arc: C3 H02E0601 arc: CLK0 G_HPBX0000 arc: D0 V02N0001 arc: D1 V00T0100 arc: D3 V00B0100 arc: F0 F5A_SLICE arc: F3 F3_SLICE arc: LSR1 E1_H02W0501 arc: M0 V00T0000 arc: MUXCLK1 CLK0 arc: MUXLSR1 LSR1 arc: N1_V01N0001 F0 arc: S3_V06S0003 Q3 arc: V00T0100 F3 arc: V01S0000 F3 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1100000011001111 word: SLICEA.K0.INIT 1111110000001100 word: SLICEA.K1.INIT 1111111100000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 .tile R44C10:PLC2 arc: E1_H02E0101 V06S0103 arc: E1_H02E0201 V01N0001 arc: E1_H02E0301 W1_H02E0301 arc: E1_H02E0401 V06S0203 arc: E1_H02E0501 V06S0303 arc: E1_H02E0601 N3_V06S0303 arc: E3_H06E0103 S3_V06N0103 arc: E3_H06E0203 V01N0001 arc: E3_H06E0303 S3_V06N0303 arc: H00L0100 E1_H02W0101 arc: H00R0000 N1_V02S0601 arc: H00R0100 V02S0501 arc: N1_V02N0001 V01N0001 arc: N1_V02N0101 V01N0101 arc: N1_V02N0201 V01N0001 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0401 H06W0203 arc: N1_V02N0701 H02W0701 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 V01N0101 arc: N3_V06N0203 E3_H06W0203 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0301 V01N0101 arc: S1_V02S0501 E3_H06W0303 arc: S1_V02S0601 N3_V06S0303 arc: S1_V02S0701 N1_V02S0701 arc: S3_V06S0103 H01E0101 arc: V00B0100 N1_V02S0301 arc: V00T0000 W1_H02E0001 arc: V00T0100 H02W0301 arc: V01S0000 S3_V06N0103 arc: V01S0100 S3_V06N0303 arc: W1_H02W0001 V02N0001 arc: W1_H02W0101 V01N0101 arc: W1_H02W0301 E1_H02W0301 arc: W1_H02W0401 E1_H02W0101 arc: W1_H02W0501 N3_V06S0303 arc: W1_H02W0601 E1_H01W0000 arc: W3_H06W0103 V01N0101 arc: W3_H06W0303 N3_V06S0303 arc: A0 H00L0100 arc: B0 V02N0101 arc: B2 H00R0100 arc: B5 V02N0701 arc: B6 S1_V02N0701 arc: B7 V02S0701 arc: C0 N1_V01S0100 arc: C2 H00L0100 arc: C4 W1_H02E0401 arc: C5 H02E0601 arc: C6 E1_H02W0401 arc: C7 V00T0000 arc: CE0 H00R0000 arc: CE2 W1_H02E0101 arc: CE3 N1_V02S0601 arc: CLK0 G_HPBX0000 arc: D0 V01S0100 arc: D2 V02N0201 arc: D3 S1_V02N0201 arc: D4 V02S0401 arc: D5 E1_H01W0100 arc: D6 W1_H02E0001 arc: D7 F0 arc: F0 F5A_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H01W0000 Q0 arc: H01W0100 Q6 arc: M0 V00B0000 arc: M2 V00B0100 arc: M6 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F5 arc: N1_V01N0101 Q0 arc: N1_V02N0501 Q5 arc: S1_V02S0201 Q0 arc: S3_V06S0303 Q6 arc: V00B0000 F4 arc: W1_H02W0201 F2 word: SLICEC.K0.INIT 0000000011110000 word: SLICEC.K1.INIT 0000110000111111 word: SLICED.K0.INIT 1111110000001100 word: SLICED.K1.INIT 1111111111000000 word: SLICEA.K0.INIT 1100111101001111 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 1111110000001100 word: SLICEB.K1.INIT 1111111100000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 .tile R44C11:PLC2 arc: E1_H02E0101 V02N0101 arc: E1_H02E0201 W3_H06E0103 arc: E1_H02E0301 N1_V01S0100 arc: E1_H02E0501 W1_H02E0501 arc: E1_H02E0601 E3_H06W0303 arc: E1_H02E0701 V06S0203 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0203 W3_H06E0103 arc: E3_H06E0303 W3_H06E0303 arc: H00L0000 V02S0001 arc: H00L0100 V02N0301 arc: H00R0000 V02S0601 arc: H00R0100 H02W0501 arc: N1_V02N0001 N1_V01S0000 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0201 H02E0201 arc: N1_V02N0301 N1_V01S0100 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0501 N1_V01S0100 arc: N1_V02N0601 E1_H02W0601 arc: N1_V02N0701 S1_V02N0701 arc: N3_V06N0203 S1_V02N0401 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0301 W1_H02E0301 arc: S1_V02S0401 H02E0401 arc: S1_V02S0501 E1_H02W0501 arc: S1_V02S0601 H02E0601 arc: S1_V02S0701 H02W0701 arc: S3_V06S0103 H06E0103 arc: S3_V06S0203 N1_V02S0401 arc: S3_V06S0303 H06E0303 arc: V00B0000 V02S0201 arc: V00T0000 E1_H02W0001 arc: V00T0100 W1_H02E0101 arc: W1_H02W0101 E1_H01W0100 arc: W1_H02W0201 V02N0201 arc: W1_H02W0301 V06N0003 arc: W1_H02W0501 S1_V02N0501 arc: W1_H02W0601 V01N0001 arc: W1_H02W0701 V02N0701 arc: A5 S1_V02N0101 arc: A6 F7 arc: A7 W1_H02E0701 arc: B2 E1_H02W0101 arc: B3 H00R0100 arc: B5 N1_V02S0501 arc: B6 V02N0701 arc: B7 H02E0101 arc: C2 H00R0100 arc: C3 V02S0601 arc: C5 V00T0000 arc: C6 E1_H02W0401 arc: C7 W1_H02E0401 arc: CE0 H00L0000 arc: CLK0 G_HPBX0000 arc: D2 H00R0000 arc: D3 H02W0201 arc: D5 V00B0000 arc: D6 H02W0001 arc: D7 V02N0601 arc: F0 F5A_SLICE arc: F1 FXA_SLICE arc: F2 F5B_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F5 arc: H01W0100 F6 arc: M0 V00T0100 arc: M1 H00L0100 arc: M2 V00T0100 arc: MUXCLK0 CLK0 arc: N1_V01N0001 F1 arc: N3_V06N0103 Q1 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0001010100111111 word: SLICED.K0.INIT 0011100011111011 word: SLICED.K1.INIT 1001000101111001 word: SLICEA.K0.INIT 1111111111111111 word: SLICEA.K1.INIT 1111111111111111 word: SLICEB.K0.INIT 1111001100000000 word: SLICEB.K1.INIT 1111000011000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 .tile R44C12:PLC2 arc: E1_H02E0001 V02N0001 arc: E1_H02E0101 V01N0101 arc: E1_H02E0301 V02N0301 arc: E1_H02E0401 W3_H06E0203 arc: E1_H02E0601 W3_H06E0303 arc: E1_H02E0701 V02S0701 arc: E3_H06E0303 V06N0303 arc: H00L0000 H02E0201 arc: H00L0100 H02W0301 arc: H00R0000 E1_H02W0601 arc: H00R0100 W1_H02E0501 arc: H01W0100 E3_H06W0303 arc: N1_V02N0201 W1_H02E0201 arc: N1_V02N0301 H02E0301 arc: N1_V02N0401 H06W0203 arc: N1_V02N0601 N1_V01S0000 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0101 E1_H02W0101 arc: S1_V02S0201 H06E0103 arc: S1_V02S0401 E1_H02W0401 arc: S1_V02S0501 S3_V06N0303 arc: S1_V02S0601 H02E0601 arc: S1_V02S0701 H02E0701 arc: S3_V06S0203 H06E0203 arc: V00B0000 N1_V02S0001 arc: V00B0100 H02E0501 arc: V00T0000 E1_H02W0201 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0101 E1_H02W0001 arc: W1_H02W0201 S3_V06N0103 arc: W1_H02W0301 V06N0003 arc: W1_H02W0401 V02S0401 arc: W1_H02W0501 E1_H02W0401 arc: W1_H02W0701 V06S0203 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0303 E3_H06W0203 arc: A0 H00L0000 arc: A2 H00L0100 arc: B2 S1_V02N0301 arc: B3 H00R0100 arc: B4 V00B0100 arc: B5 W1_H02E0301 arc: B6 V00B0000 arc: B7 V00T0000 arc: CE1 H00R0000 arc: CE2 H00R0000 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q2 arc: N1_V02N0101 Q3 arc: N1_V02N0501 Q5 arc: N1_V02N0701 Q7 arc: V01S0000 Q6 arc: V01S0100 Q4 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 0110011010101010 word: SLICEB.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 0000000000001010 word: SLICEA.K1.INIT 1111111111111111 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 YES enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R44C13:PLC2 arc: E1_H02E0101 S3_V06N0103 arc: E1_H02E0301 V01N0101 arc: E1_H02E0701 V06S0203 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0203 W3_H06E0103 arc: H00L0000 H02E0001 arc: H00R0000 H02W0601 arc: N1_V02N0201 H06W0103 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 E1_H02W0001 arc: S1_V02S0101 H02W0101 arc: S1_V02S0201 V01N0001 arc: S1_V02S0301 H06W0003 arc: S1_V02S0401 N1_V02S0401 arc: S1_V02S0501 H02W0501 arc: S1_V02S0601 H02W0601 arc: S1_V02S0701 H02E0701 arc: S3_V06S0203 N3_V06S0103 arc: V00B0000 H02E0601 arc: W1_H02W0001 V02N0001 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0201 E1_H02W0201 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0401 V02N0401 arc: W1_H02W0501 E1_H02W0501 arc: W1_H02W0601 N1_V01S0000 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0203 E1_H01W0000 arc: W3_H06W0303 E3_H06W0303 arc: B0 V00B0000 arc: B1 H02E0301 arc: B2 H00L0000 arc: B3 V02S0301 arc: B4 W1_H02E0101 arc: B5 V02S0701 arc: B6 H02W0301 arc: B7 H02E0101 arc: CE0 H00R0000 arc: CE1 H00R0000 arc: CE2 H00R0000 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q2 arc: N1_V02N0001 Q0 arc: N1_V02N0101 Q3 arc: N1_V02N0301 Q1 arc: N1_V02N0401 Q4 arc: N1_V02N0501 Q7 arc: N1_V02N0701 Q5 arc: V01S0100 Q6 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 1100110000000000 word: SLICEB.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 1100110000000000 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R44C14:PLC2 arc: E1_H02E0101 V02S0101 arc: E1_H02E0401 W1_H02E0401 arc: E1_H02E0601 V01N0001 arc: E1_H02E0701 V02S0701 arc: E3_H06E0203 W3_H06E0103 arc: H00L0000 V02N0001 arc: H01W0000 E3_H06W0103 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0001 N1_V01S0000 arc: N1_V02N0601 E1_H02W0601 arc: N1_V02N0701 H02E0701 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0303 H06W0303 arc: S1_V02S0101 E1_H02W0101 arc: S1_V02S0201 H06W0103 arc: S1_V02S0401 H06W0203 arc: S1_V02S0701 V01N0101 arc: V00B0100 V02N0101 arc: V00T0000 E1_H02W0001 arc: W1_H02W0001 E3_H06W0003 arc: W1_H02W0101 V06S0103 arc: W1_H02W0201 E1_H02W0201 arc: W1_H02W0301 S3_V06N0003 arc: W1_H02W0401 V06S0203 arc: W1_H02W0501 V06N0303 arc: W1_H02W0601 V01N0001 arc: W3_H06W0003 E1_H02W0301 arc: W3_H06W0203 E1_H02W0701 arc: W3_H06W0303 S3_V06N0303 arc: B0 V02N0301 arc: B1 H02E0301 arc: B2 H02W0101 arc: B3 S1_V02N0101 arc: B4 V02N0501 arc: B5 S1_V02N0701 arc: B6 V00T0000 arc: B7 V00B0100 arc: CE0 H00L0000 arc: CE1 H00L0000 arc: CE2 H00L0000 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q2 arc: N1_V02N0101 Q1 arc: N1_V02N0201 Q0 arc: N1_V02N0301 Q3 arc: N1_V02N0401 Q6 arc: N1_V02N0501 Q7 arc: V01S0000 Q4 arc: V01S0100 Q5 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 1100110000000000 word: SLICEB.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 1100110000000000 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R44C15:PLC2 arc: E1_H02E0001 S3_V06N0003 arc: E1_H02E0201 V06S0103 arc: E1_H02E0401 V06S0203 arc: E1_H02E0701 V06S0203 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0103 W3_H06E0003 arc: E3_H06E0303 S3_V06N0303 arc: H00L0000 S1_V02N0001 arc: H00R0000 H02E0601 arc: H00R0100 S1_V02N0501 arc: N1_V02N0201 S1_V02N0201 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S1_V02N0401 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0201 N1_V02S0701 arc: S1_V02S0301 H02W0301 arc: S1_V02S0401 H02W0401 arc: S1_V02S0501 H02W0501 arc: S1_V02S0601 S3_V06N0303 arc: S1_V02S0701 N1_V02S0601 arc: S3_V06S0203 W3_H06E0203 arc: S3_V06S0303 E3_H06W0303 arc: V00B0100 S1_V02N0301 arc: V01S0000 S3_V06N0103 arc: W1_H02W0001 E1_H02W0001 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0201 V01N0001 arc: W1_H02W0501 V02N0501 arc: W3_H06W0103 E3_H06W0103 arc: W3_H06W0203 N1_V01S0000 arc: W3_H06W0303 E3_H06W0203 arc: B0 W1_H02E0101 arc: B1 H02E0101 arc: B2 H00L0000 arc: B3 H00R0100 arc: B4 V00B0100 arc: B5 E1_H02W0101 arc: B6 V02N0701 arc: B7 V02S0701 arc: CE0 H00R0000 arc: CE1 H00R0000 arc: CE2 H00R0000 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: E1_H01E0101 Q6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q0 arc: N1_V02N0001 Q2 arc: N1_V02N0101 Q1 arc: N1_V02N0301 Q3 arc: N1_V02N0501 Q5 arc: N1_V02N0601 Q4 arc: N1_V02N0701 Q7 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 1100110000000000 word: SLICEB.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 1100110000000000 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R44C16:PLC2 arc: E1_H02E0101 V02N0101 arc: E1_H02E0201 W1_H02E0701 arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0401 V06S0203 arc: E1_H02E0701 S1_V02N0701 arc: E3_H06E0003 V06S0003 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0303 W3_H06E0303 arc: H00L0000 H02W0201 arc: H00L0100 H02W0301 arc: H00R0000 H02W0401 arc: H00R0100 V02N0701 arc: N1_V02N0101 H01E0101 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0401 H02E0401 arc: N1_V02N0501 N1_V01S0100 arc: N1_V02N0601 E3_H06W0303 arc: N1_V02N0701 W3_H06E0203 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0001 E3_H06W0003 arc: S1_V02S0201 H02E0201 arc: S1_V02S0401 H06E0203 arc: S1_V02S0701 H02W0701 arc: S3_V06S0003 E1_H01W0000 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 W1_H02E0401 arc: V00T0000 H02E0001 arc: V00T0100 V02S0701 arc: W1_H02W0001 V02N0001 arc: W1_H02W0101 V01N0101 arc: W1_H02W0201 V01N0001 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0401 N3_V06S0203 arc: W1_H02W0501 E1_H02W0501 arc: W1_H02W0601 V02N0601 arc: W1_H02W0701 V06S0203 arc: W3_H06W0003 E1_H01W0000 arc: W3_H06W0103 S3_V06N0103 arc: W3_H06W0203 V06N0203 arc: W3_H06W0303 E3_H06W0303 arc: A5 H02E0701 arc: B0 H00R0100 arc: B1 V02S0301 arc: B5 H00L0000 arc: C4 H02E0401 arc: C5 V00T0100 arc: CE0 V02N0201 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: D4 V00B0000 arc: D5 V00B0000 arc: D7 H00L0100 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F4 F5C_SLICE arc: F7 F7_SLICE arc: M4 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q0 arc: N1_V01N0101 Q7 arc: N1_V02N0301 Q1 arc: S3_V06S0203 Q7 arc: V01S0000 F4 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000011111111 word: SLICEC.K0.INIT 1111111100001111 word: SLICEC.K1.INIT 1010100000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000001010 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 1100110000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R44C17:PLC2 arc: E1_H02E0001 V02N0001 arc: E1_H02E0101 V06S0103 arc: E1_H02E0201 W3_H06E0103 arc: E1_H02E0501 W3_H06E0303 arc: E1_H02E0601 W3_H06E0303 arc: E1_H02E0701 E3_H06W0203 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0103 V06S0103 arc: E3_H06E0203 V01N0001 arc: E3_H06E0303 W3_H06E0303 arc: H00L0000 V02N0001 arc: H00R0000 H02W0401 arc: N1_V02N0101 E3_H06W0103 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0401 H02E0401 arc: N1_V02N0701 W3_H06E0203 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S1_V02N0101 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0001 H02W0001 arc: S1_V02S0101 E1_H02W0101 arc: S1_V02S0201 V01N0001 arc: S1_V02S0501 E1_H02W0501 arc: S1_V02S0601 E3_H06W0303 arc: S3_V06S0003 N1_V01S0000 arc: S3_V06S0103 N1_V02S0101 arc: V00B0000 V02S0001 arc: V00B0100 H02E0701 arc: V00T0100 H02E0301 arc: W1_H02W0001 E3_H06W0003 arc: W1_H02W0101 E1_H01W0100 arc: W1_H02W0201 V02N0201 arc: W1_H02W0301 S3_V06N0003 arc: W1_H02W0401 V01N0001 arc: W1_H02W0701 S1_V02N0701 arc: W3_H06W0103 V06S0103 arc: W3_H06W0203 S3_V06N0203 arc: A6 V00T0100 arc: B1 H02E0101 arc: B5 S1_V02N0501 arc: B6 V01S0000 arc: C0 H02E0401 arc: C1 E1_H02W0401 arc: C5 V00T0100 arc: C6 N1_V02S0201 arc: CE0 H00R0000 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D0 H02W0201 arc: D1 V00B0100 arc: D5 V00B0000 arc: D6 V02S0601 arc: E1_H01E0001 F1 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H01W0000 Q6 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F1 arc: N1_V02N0301 Q1 arc: S3_V06S0303 F6 arc: V00T0000 F0 arc: V01S0000 F5 arc: W3_H06W0303 Q6 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000011111100 word: SLICEA.K0.INIT 0000000011110000 word: SLICEA.K1.INIT 0000110000111111 word: SLICED.K0.INIT 1100111101001111 word: SLICED.K1.INIT 0000000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R44C18:PLC2 arc: E1_H02E0101 V02N0101 arc: E1_H02E0201 W1_H02E0201 arc: E1_H02E0301 V01N0101 arc: E1_H02E0501 E1_H01W0100 arc: E1_H02E0601 V02S0601 arc: H00L0000 H02E0001 arc: H00R0000 V02N0401 arc: N1_V02N0101 S1_V02N0001 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0401 W1_H02E0401 arc: N1_V02N0501 V01N0101 arc: N1_V02N0601 S3_V06N0303 arc: N1_V02N0701 S3_V06N0203 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S1_V02N0201 arc: N3_V06N0203 V01N0001 arc: N3_V06N0303 W3_H06E0303 arc: S1_V02S0301 N1_V02S0301 arc: S1_V02S0501 H02E0501 arc: S1_V02S0601 H02W0601 arc: S1_V02S0701 H02W0701 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N1_V02S0201 arc: V00B0000 V02S0001 arc: V00T0100 E1_H02W0301 arc: W1_H02W0001 E3_H06W0003 arc: W1_H02W0201 H01E0001 arc: W1_H02W0401 E1_H02W0101 arc: W1_H02W0501 S1_V02N0501 arc: W3_H06W0003 E3_H06W0303 arc: W3_H06W0203 E3_H06W0203 arc: W3_H06W0303 E1_H02W0501 arc: A1 V02N0501 arc: A5 V00T0000 arc: B1 S1_V02N0301 arc: B2 H00R0000 arc: B5 N1_V01S0000 arc: B6 N1_V01S0000 arc: C1 N1_V01S0100 arc: C2 E1_H02W0601 arc: C3 W1_H02E0401 arc: C5 E1_H01E0101 arc: C6 E1_H01E0101 arc: C7 V02N0001 arc: CE2 H00L0000 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D1 H02W0001 arc: D2 E1_H02W0001 arc: D3 V00T0100 arc: D4 F2 arc: D5 H00L0100 arc: D6 H00L0100 arc: D7 S1_V02N0401 arc: E1_H01E0101 F3 arc: E3_H06E0203 Q4 arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 F1 arc: H01W0100 F7 arc: M4 V00B0000 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: S3_V06S0203 Q4 arc: S3_V06S0303 Q6 arc: V00T0000 F2 arc: V01S0000 Q6 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000100000011 word: SLICED.K0.INIT 1111000011111100 word: SLICED.K1.INIT 0000111111110000 word: SLICEB.K0.INIT 0000000000111111 word: SLICEB.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 0000000011111111 word: SLICEC.K1.INIT 1111010111111101 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 .tile R44C19:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: E1_H01E0101 W3_H06E0203 arc: E1_H02E0001 W3_H06E0003 arc: E1_H02E0101 V01N0101 arc: E1_H02E0201 W1_H02E0701 arc: E1_H02E0301 E3_H06W0003 arc: E3_H06E0103 W3_H06E0003 arc: E3_H06E0203 W3_H06E0203 arc: E3_H06E0303 W3_H06E0203 arc: H00L0000 V02S0001 arc: H00L0100 W1_H02E0101 arc: H00R0000 H02E0601 arc: H00R0100 V02S0701 arc: N1_V02N0001 W3_H06E0003 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0201 W1_H02E0201 arc: N1_V02N0401 W3_H06E0203 arc: N1_V02N0501 H06E0303 arc: N1_V02N0601 H06W0303 arc: N1_V02N0701 S1_V02N0701 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0201 W1_H02E0201 arc: S1_V02S0301 H06E0003 arc: S1_V02S0401 E3_H06W0203 arc: S3_V06S0103 N1_V02S0101 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 W1_H02E0601 arc: V00T0000 V02S0601 arc: W1_H02W0001 E1_H02W0001 arc: W1_H02W0101 V06S0103 arc: W1_H02W0201 V02N0201 arc: W1_H02W0401 E1_H01W0000 arc: W1_H02W0501 V06S0303 arc: W1_H02W0601 V06S0303 arc: W1_H02W0701 N3_V06S0203 arc: A0 H02E0501 arc: A1 H00L0100 arc: A3 S1_V02N0501 arc: A5 V00T0100 arc: A6 N1_V01S0100 arc: A7 H02W0701 arc: B0 E1_H01W0100 arc: B1 H00R0100 arc: B3 V02S0101 arc: B5 V02N0501 arc: B6 V00T0000 arc: B7 V02S0501 arc: C0 H00L0000 arc: C1 S1_V02N0601 arc: C3 H02W0401 arc: C5 E1_H01E0101 arc: C6 V00B0100 arc: C7 H02W0401 arc: CE0 H02E0101 arc: CLK0 G_HPBX0000 arc: D0 H02E0201 arc: D1 V01S0100 arc: D3 H00R0000 arc: D5 V02N0601 arc: D6 H01W0000 arc: D7 V00B0000 arc: E3_H06E0003 F0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F5 arc: H01W0100 Q1 arc: LSR1 H02E0301 arc: MUXCLK0 CLK0 arc: MUXLSR0 LSR1 arc: V00B0100 F7 arc: V00T0100 Q1 arc: V01S0100 F6 arc: W3_H06W0003 F3 arc: W3_H06W0303 F6 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0001001101011111 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0001001101011111 word: SLICEA.K0.INIT 0011001101011111 word: SLICEA.K1.INIT 0111000001111010 word: SLICED.K0.INIT 0111000000000000 word: SLICED.K1.INIT 0001001101011111 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ .tile R44C20:PLC2 arc: E1_H02E0101 V02S0101 arc: E1_H02E0401 V02N0401 arc: E1_H02E0701 V02S0701 arc: E3_H06E0103 S3_V06N0103 arc: E3_H06E0203 W3_H06E0203 arc: H00L0000 H02E0001 arc: H00R0000 H02W0601 arc: H00R0100 E1_H02W0701 arc: N1_V02N0001 E1_H01W0000 arc: N1_V02N0101 W1_H02E0101 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0401 V01N0001 arc: N1_V02N0601 H06E0303 arc: N3_V06N0203 S1_V02N0401 arc: S1_V02S0301 N1_V02S0301 arc: S1_V02S0401 E1_H02W0401 arc: S1_V02S0701 N1_V02S0601 arc: S3_V06S0203 W3_H06E0203 arc: V00B0000 V02S0201 arc: V00B0100 E1_H02W0701 arc: V00T0000 E1_H02W0001 arc: W1_H02W0001 V02N0001 arc: W1_H02W0101 V02N0101 arc: W1_H02W0201 S3_V06N0103 arc: W1_H02W0401 H01E0001 arc: W1_H02W0501 S1_V02N0501 arc: W1_H02W0601 V02S0601 arc: W1_H02W0701 V02N0701 arc: W3_H06W0003 E1_H02W0301 arc: A2 V00B0000 arc: A3 V01N0101 arc: A6 N1_V01S0100 arc: A7 S1_V02N0301 arc: B1 E1_H02W0101 arc: B2 H02W0301 arc: B3 V02S0301 arc: B6 H02W0301 arc: B7 V02S0501 arc: C0 E1_H02W0401 arc: C1 H02W0401 arc: C2 H00L0100 arc: C3 H00L0000 arc: C6 E1_H01E0101 arc: C7 H01E0001 arc: CE0 V02N0201 arc: CE2 V02N0601 arc: CLK0 G_HPBX0000 arc: D0 V00T0100 arc: D1 H00R0000 arc: D2 H02E0201 arc: D3 V00B0100 arc: D6 H02W0201 arc: D7 H00R0100 arc: E1_H01E0101 F7 arc: E3_H06E0303 F6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 F3 arc: H01W0000 F6 arc: H01W0100 Q4 arc: M4 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: N3_V06N0003 F0 arc: S3_V06S0103 F2 arc: V00T0100 F1 arc: W1_H02W0301 F1 arc: W3_H06W0103 Q1 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 1111000000000000 word: SLICEA.K1.INIT 0000110000111111 word: SLICED.K0.INIT 0111000000000000 word: SLICED.K1.INIT 0001001101011111 word: SLICEB.K0.INIT 0111000000000000 word: SLICEB.K1.INIT 0001001101011111 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ .tile R44C21:PLC2 arc: E1_H02E0301 V02S0301 arc: E1_H02E0401 V01N0001 arc: E1_H02E0501 V02S0501 arc: E1_H02E0601 V02N0601 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0203 N1_V01S0000 arc: H00L0000 W1_H02E0001 arc: H00R0000 V02S0601 arc: H01W0000 W3_H06E0103 arc: N1_V02N0101 W1_H02E0101 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0501 H02W0501 arc: N1_V02N0601 E1_H02W0601 arc: N1_V02N0701 V01N0101 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S1_V02N0201 arc: N3_V06N0303 S1_V02N0501 arc: S1_V02S0501 H02W0501 arc: S1_V02S0601 W3_H06E0303 arc: S3_V06S0203 N1_V02S0401 arc: V00B0000 V02S0001 arc: V00B0100 V02S0301 arc: V00T0000 W1_H02E0001 arc: V00T0100 W1_H02E0301 arc: V01S0000 S3_V06N0103 arc: W1_H02W0001 E1_H02W0501 arc: W1_H02W0201 E1_H02W0701 arc: W1_H02W0301 V02S0301 arc: W1_H02W0401 E1_H01W0000 arc: W1_H02W0601 N1_V02S0601 arc: W3_H06W0103 E3_H06W0103 arc: A0 H02E0701 arc: A1 S1_V02N0701 arc: A3 V02N0701 arc: A4 V02S0101 arc: A5 V02N0101 arc: A6 N1_V01S0100 arc: A7 V02N0301 arc: B0 V02S0301 arc: B1 E1_H02W0101 arc: B3 H02E0101 arc: B4 V00B0100 arc: B5 H00R0000 arc: B6 V00B0000 arc: B7 V02S0701 arc: C0 H00L0100 arc: C1 H00L0000 arc: C3 H00L0000 arc: C4 V02S0201 arc: C5 V00T0000 arc: C6 E1_H01E0101 arc: C7 V00T0000 arc: D0 V00T0100 arc: D1 E1_H02W0001 arc: D3 E1_H02W0001 arc: D4 E1_H01W0100 arc: D5 E1_H02W0001 arc: D6 H02W0201 arc: D7 E1_H02W0001 arc: E1_H01E0001 F4 arc: E1_H01E0101 F7 arc: E1_H02E0001 F0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 F1 arc: N1_V01N0001 F5 arc: S1_V02S0101 F3 arc: S3_V06S0003 F0 arc: S3_V06S0303 F6 arc: W3_H06W0203 F4 arc: W3_H06W0303 F6 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0001001101011111 word: SLICED.K0.INIT 0111000000000000 word: SLICED.K1.INIT 0001001101011111 word: SLICEC.K0.INIT 0111000000000000 word: SLICEC.K1.INIT 0001001101011111 word: SLICEA.K0.INIT 0111000000000000 word: SLICEA.K1.INIT 0001001101011111 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ .tile R44C22:PLC2 arc: E1_H02E0201 V01N0001 arc: E1_H02E0401 E1_H01W0000 arc: E1_H02E0501 N1_V01S0100 arc: E1_H02E0701 V02N0701 arc: E3_H06E0103 W3_H06E0103 arc: H00L0000 V02S0001 arc: H00R0000 H02E0601 arc: H00R0100 V02S0701 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0201 H06E0103 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0401 H01E0001 arc: N1_V02N0501 H02W0501 arc: N1_V02N0601 H06E0303 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 E3_H06W0303 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 W1_H02E0401 arc: V00B0100 E1_H02W0501 arc: V00T0100 N1_V02S0701 arc: W1_H02W0001 S3_V06N0003 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0201 E1_H02W0701 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0401 N3_V06S0203 arc: W1_H02W0501 E3_H06W0303 arc: W1_H02W0701 E1_H01W0100 arc: W3_H06W0303 E3_H06W0303 arc: A0 N1_V02S0501 arc: A1 V01N0101 arc: A2 V02S0501 arc: A3 V02N0501 arc: A4 V02S0301 arc: A5 V02N0101 arc: A7 V00T0100 arc: B0 H02E0301 arc: B1 V02S0101 arc: B2 H02E0301 arc: B3 H00R0100 arc: B4 H02E0301 arc: B5 H00L0000 arc: B7 E1_H02W0101 arc: C0 N1_V01N0001 arc: C1 E1_H02W0601 arc: C2 H00L0100 arc: C3 E1_H02W0401 arc: C4 E1_H01E0101 arc: C5 E1_H02W0601 arc: C7 V00B0100 arc: D0 S1_V02N0001 arc: D1 H02W0001 arc: D2 H00R0000 arc: D3 H02W0001 arc: D4 V00B0000 arc: D5 E1_H01W0100 arc: D7 V02N0601 arc: E1_H01E0101 F5 arc: E3_H06E0003 F0 arc: E3_H06E0203 F4 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H00L0100 F3 arc: H01W0000 F2 arc: H01W0100 F7 arc: N1_V01N0001 F1 arc: S3_V06S0103 F2 arc: V01S0000 F4 arc: W3_H06W0003 F0 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0001001101011111 word: SLICEA.K0.INIT 0111000000000000 word: SLICEA.K1.INIT 0001001101011111 word: SLICEC.K0.INIT 0111000000000000 word: SLICEC.K1.INIT 0001001101011111 word: SLICEB.K0.INIT 0111000000000000 word: SLICEB.K1.INIT 0001001101011111 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ .tile R44C23:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: E1_H02E0001 W1_H02E0001 arc: E1_H02E0101 W3_H06E0103 arc: E1_H02E0201 W3_H06E0103 arc: E1_H02E0301 N1_V02S0301 arc: E1_H02E0501 V01N0101 arc: E1_H02E0601 N1_V02S0601 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0203 W3_H06E0203 arc: E3_H06E0303 W3_H06E0203 arc: H00L0000 H02E0201 arc: H00R0000 V02S0401 arc: H00R0100 E1_H02W0501 arc: H01W0100 W3_H06E0303 arc: N1_V02N0001 W3_H06E0003 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0601 W3_H06E0303 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0303 S1_V02N0601 arc: S1_V02S0301 S3_V06N0003 arc: S1_V02S0401 S3_V06N0203 arc: S3_V06S0003 N1_V01S0000 arc: S3_V06S0303 N1_V01S0100 arc: V00B0000 W1_H02E0401 arc: V00T0000 V02S0601 arc: V00T0100 E1_H02W0101 arc: W1_H02W0001 W3_H06E0003 arc: W1_H02W0101 V02S0101 arc: W1_H02W0501 S3_V06N0303 arc: W1_H02W0601 V01N0001 arc: W1_H02W0701 E1_H01W0100 arc: W3_H06W0203 E1_H01W0000 arc: A0 V02S0501 arc: A1 V02N0501 arc: A2 V02S0701 arc: A3 V00B0000 arc: A4 W1_H02E0501 arc: A5 H02E0701 arc: A6 H02E0501 arc: A7 H00L0000 arc: B0 W1_H02E0301 arc: B1 V02S0301 arc: B2 W1_H02E0301 arc: B3 E1_H02W0301 arc: B4 W1_H02E0301 arc: B5 H00R0000 arc: B6 W1_H02E0301 arc: B7 V00T0000 arc: C0 N1_V01N0001 arc: C1 V02N0401 arc: C2 H00L0100 arc: C3 V02N0401 arc: C4 E1_H01E0101 arc: C5 V00T0100 arc: C6 H02E0401 arc: C7 V00T0100 arc: D0 E1_H02W0201 arc: D1 H02W0201 arc: D2 H02W0001 arc: D3 H02W0201 arc: D4 V02N0601 arc: D5 H02W0201 arc: D6 H00R0100 arc: D7 H02W0201 arc: E1_H01E0101 F5 arc: E1_H02E0401 F6 arc: E3_H06E0103 F2 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 F3 arc: H01W0000 F7 arc: N1_V01N0001 F1 arc: S3_V06S0203 F4 arc: V01S0000 F0 arc: W3_H06W0003 F0 arc: W3_H06W0103 F2 arc: W3_H06W0303 F6 word: SLICED.K0.INIT 0111000000000000 word: SLICED.K1.INIT 0001001101011111 word: SLICEB.K0.INIT 0111000000000000 word: SLICEB.K1.INIT 0001001101011111 word: SLICEC.K0.INIT 0111000000000000 word: SLICEC.K1.INIT 0001001101011111 word: SLICEA.K0.INIT 0111000000000000 word: SLICEA.K1.INIT 0001001101011111 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ .tile R44C24:PLC2 arc: E1_H02E0001 V02S0001 arc: E1_H02E0101 E1_H01W0100 arc: E1_H02E0201 H01E0001 arc: E1_H02E0301 V06N0003 arc: E1_H02E0401 E1_H01W0000 arc: E1_H02E0501 S1_V02N0501 arc: E1_H02E0601 V02S0601 arc: E1_H02E0701 V02S0701 arc: E3_H06E0303 W3_H06E0203 arc: H00L0000 V02N0201 arc: H00L0100 V02S0101 arc: H00R0000 N1_V02S0601 arc: H00R0100 V02N0501 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0201 E1_H01W0000 arc: N1_V02N0301 E1_H01W0100 arc: N1_V02N0401 E1_H01W0000 arc: N1_V02N0601 S1_V02N0301 arc: N1_V02N0701 H06E0203 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S3_V06N0203 arc: S3_V06S0203 W3_H06E0203 arc: V00B0100 V02N0301 arc: V00T0000 N1_V02S0401 arc: V00T0100 V02N0501 arc: V01S0100 S3_V06N0303 arc: W1_H02W0001 E1_H02W0501 arc: W1_H02W0101 V01N0101 arc: W1_H02W0201 H01E0001 arc: W1_H02W0301 V02S0301 arc: W1_H02W0401 E1_H01W0000 arc: W1_H02W0501 E1_H01W0100 arc: W1_H02W0601 E1_H01W0000 arc: W3_H06W0003 S3_V06N0003 arc: W3_H06W0203 N1_V01S0000 arc: W3_H06W0303 N1_V01S0100 arc: A1 S1_V02N0701 arc: A5 H02W0701 arc: A7 H00L0000 arc: B1 V00T0000 arc: B2 H00R0000 arc: B5 V00B0100 arc: B7 N1_V02S0501 arc: C1 H02W0601 arc: C2 H00L0100 arc: C5 H02W0601 arc: C7 H02W0601 arc: CE1 V02S0201 arc: CLK0 G_HPBX0000 arc: D1 V00T0100 arc: D2 H02W0001 arc: D3 V01S0100 arc: D5 H00R0100 arc: D7 H00R0100 arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H01W0000 F7 arc: H01W0100 F1 arc: LSR0 H02E0301 arc: M2 H02E0601 arc: MUXCLK1 CLK0 arc: MUXLSR1 LSR0 arc: S1_V02S0201 Q2 arc: S3_V06S0103 Q2 arc: W1_H02W0701 F5 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0001010100111111 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0001010100111111 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0001010100111111 word: SLICEB.K0.INIT 1100000011111111 word: SLICEB.K1.INIT 1111111100000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 .tile R44C25:PLC2 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0201 W1_H02E0201 arc: E1_H02E0301 N1_V02S0301 arc: E1_H02E0401 W1_H02E0401 arc: E1_H02E0601 W3_H06E0303 arc: H00L0000 H02E0001 arc: H00L0100 H02E0101 arc: H00R0000 V02N0601 arc: H01W0000 W3_H06E0103 arc: H01W0100 W3_H06E0303 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0201 W3_H06E0103 arc: N1_V02N0401 V01N0001 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0601 H06W0303 arc: N1_V02N0701 N3_V06S0203 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0303 S3_V06N0303 arc: S3_V06S0003 H06E0003 arc: S3_V06S0303 E1_H01W0100 arc: V00B0100 H02W0701 arc: W1_H02W0001 W3_H06E0003 arc: W1_H02W0101 W3_H06E0103 arc: W1_H02W0201 E1_H01W0000 arc: W1_H02W0301 N1_V01S0100 arc: W1_H02W0401 W3_H06E0203 arc: W1_H02W0501 V06N0303 arc: W1_H02W0601 W3_H06E0303 arc: W1_H02W0701 V01N0101 arc: A0 E1_H01E0001 arc: A1 V02S0701 arc: A3 E1_H01E0001 arc: A4 H02E0701 arc: A5 H02E0501 arc: A7 W1_H02E0501 arc: B0 E1_H02W0101 arc: B1 W1_H02E0101 arc: B3 V02N0101 arc: B4 H00L0000 arc: B5 W1_H02E0101 arc: B7 E1_H02W0301 arc: C0 H02E0601 arc: C1 V02S0601 arc: C3 H00L0100 arc: C4 E1_H01E0101 arc: C5 E1_H02W0601 arc: C7 H02E0401 arc: CE0 H00R0000 arc: CE2 V02N0601 arc: CLK0 G_HPBX0000 arc: D0 V00B0100 arc: D1 W1_H02E0001 arc: D3 V02N0001 arc: D4 H02W0201 arc: D5 V00B0000 arc: D7 H02E0201 arc: E1_H01E0001 Q1 arc: E1_H01E0101 F7 arc: E1_H02E0001 F0 arc: E3_H06E0303 Q5 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: LSR0 H02E0301 arc: LSR1 H02E0301 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR2 LSR0 arc: N1_V01N0101 Q5 arc: V00B0000 F4 arc: W3_H06W0003 F3 arc: W3_H06W0203 F4 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0001001101011111 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0001001101011111 word: SLICEC.K0.INIT 0111000000000000 word: SLICEC.K1.INIT 0010101001101110 word: SLICEA.K0.INIT 0011001101011111 word: SLICEA.K1.INIT 0010101001101110 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ .tile R44C26:PLC2 arc: E1_H02E0101 V02S0101 arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0401 V01N0001 arc: E1_H02E0701 V02N0701 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0303 W3_H06E0203 arc: H00L0000 V02S0201 arc: H00R0100 N1_V02S0501 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0201 V01N0001 arc: N1_V02N0501 H06E0303 arc: N1_V02N0601 H02E0601 arc: N3_V06N0203 S1_V02N0701 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0701 E1_H02W0701 arc: S3_V06S0303 W3_H06E0303 arc: V00B0000 V02N0001 arc: V00B0100 H02W0701 arc: V00T0000 V02N0401 arc: V00T0100 V02N0501 arc: V01S0000 S3_V06N0103 arc: W1_H02W0101 V02S0101 arc: W1_H02W0201 E1_H01W0000 arc: W1_H02W0501 E1_H01W0100 arc: W1_H02W0701 V02S0701 arc: A1 V01N0101 arc: B1 V00B0000 arc: B2 N1_V02S0101 arc: B4 V02S0501 arc: B6 H02E0301 arc: C1 H02E0601 arc: C2 E1_H02W0601 arc: C4 E1_H02W0601 arc: C6 E1_H02W0601 arc: CE1 V02S0201 arc: CE2 H00L0000 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D1 V00T0100 arc: D2 H02E0001 arc: D3 S1_V02N0001 arc: D4 N1_V02S0601 arc: D5 S1_V02N0601 arc: D6 H00R0100 arc: D7 V02N0601 arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: F6 F5D_SLICE arc: H01W0000 F1 arc: H01W0100 Q4 arc: LSR0 H02W0501 arc: LSR1 H02W0501 arc: M2 V00B0100 arc: M4 V00B0100 arc: M6 V00T0000 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR1 LSR0 arc: MUXLSR2 LSR0 arc: MUXLSR3 LSR1 arc: S3_V06S0103 Q2 arc: S3_V06S0203 Q4 arc: V01S0100 Q6 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0001010100111111 word: SLICEB.K0.INIT 1100000011111111 word: SLICEB.K1.INIT 1111111100000000 word: SLICED.K0.INIT 1100000011111111 word: SLICED.K1.INIT 1111111100000000 word: SLICEC.K0.INIT 1100000011111111 word: SLICEC.K1.INIT 1111111100000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 .tile R44C27:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0501 V02N0501 arc: H00L0000 W1_H02E0201 arc: H00R0000 S1_V02N0401 arc: H00R0100 V02S0501 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0401 H02W0401 arc: N3_V06N0303 S1_V02N0501 arc: S1_V02S0401 W1_H02E0401 arc: S1_V02S0601 W1_H02E0601 arc: S1_V02S0701 H02E0701 arc: S3_V06S0003 N1_V02S0001 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0303 H06E0303 arc: V00B0000 V02N0201 arc: V00B0100 V02S0301 arc: V00T0000 H02W0201 arc: V00T0100 V02N0701 arc: W1_H02W0101 E1_H01W0100 arc: W1_H02W0301 N1_V01S0100 arc: W1_H02W0501 V06N0303 arc: W1_H02W0601 V02S0601 arc: W1_H02W0701 V02N0701 arc: A0 H00L0100 arc: A1 H00L0000 arc: A5 V00B0000 arc: A7 N1_V01N0101 arc: B0 E1_H02W0101 arc: B1 H00R0100 arc: B2 H02E0301 arc: B5 V02S0701 arc: B7 W1_H02E0101 arc: C0 E1_H02W0601 arc: C1 V02S0601 arc: C2 H02W0601 arc: C5 W1_H02E0601 arc: C7 W1_H02E0601 arc: CE0 N1_V02S0201 arc: CE1 H02E0101 arc: CLK0 G_HPBX0000 arc: D0 V00B0100 arc: D1 E1_H02W0201 arc: D2 F0 arc: D3 H00R0000 arc: D5 V02N0601 arc: D7 V02N0601 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H00L0100 Q1 arc: H01W0000 F5 arc: H01W0100 F7 arc: LSR0 V00T0000 arc: LSR1 V00T0000 arc: M2 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR1 LSR0 arc: N1_V01N0101 Q1 arc: V01S0000 Q2 arc: W3_H06W0103 Q2 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0001010100111111 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0001001101011111 word: SLICEA.K0.INIT 0011001101011111 word: SLICEA.K1.INIT 0100110001101110 word: SLICEB.K0.INIT 1100000011111111 word: SLICEB.K1.INIT 1111111100000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 .tile R44C28:PLC2 arc: E1_H02E0001 S3_V06N0003 arc: E1_H02E0101 E1_H01W0100 arc: H00L0100 N1_V02S0301 arc: H00R0100 H02W0701 arc: N1_V02N0101 W1_H02E0101 arc: N1_V02N0201 W3_H06E0103 arc: N1_V02N0401 W1_H02E0401 arc: N3_V06N0003 S1_V02N0001 arc: S1_V02S0501 H06E0303 arc: S1_V02S0601 H01E0001 arc: V00B0000 V02N0001 arc: V00B0100 H02E0501 arc: V00T0000 S1_V02N0601 arc: V00T0100 H02W0301 arc: W1_H02W0201 E1_H02W0701 arc: W1_H02W0401 S3_V06N0203 arc: W1_H02W0601 N1_V01S0000 arc: W1_H02W0701 W3_H06E0203 arc: A1 E1_H01E0001 arc: B1 V02N0101 arc: B4 H00L0000 arc: C1 W1_H02E0401 arc: C4 E1_H01E0101 arc: C5 V00T0100 arc: CE1 H00R0100 arc: CE2 H00L0100 arc: CE3 V02S0601 arc: CLK0 G_HPBX0000 arc: D1 V00B0100 arc: D4 H02E0001 arc: D5 V02N0601 arc: E1_H01E0001 Q2 arc: E1_H01E0101 F5 arc: F1 F1_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: H00L0000 Q2 arc: H01W0100 Q6 arc: M2 V00T0000 arc: M6 V00B0000 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F5 arc: N1_V02N0301 F1 arc: N3_V06N0203 Q4 arc: N3_V06N0303 F5 arc: S3_V06S0303 F5 arc: V01S0000 F5 arc: W3_H06W0303 F5 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1110101000101010 word: SLICEC.K0.INIT 1100111111000000 word: SLICEC.K1.INIT 1111000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 .tile R44C29:PLC2 arc: E1_H02E0001 N1_V02S0001 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0401 V06S0203 arc: E1_H02E0601 S1_V02N0601 arc: H00L0000 S1_V02N0001 arc: H00R0000 V02N0601 arc: H01W0100 W3_H06E0303 arc: N1_V02N0201 H06E0103 arc: N1_V02N0401 W3_H06E0203 arc: N1_V02N0501 S3_V06N0303 arc: N1_V02N0601 N1_V01S0000 arc: N3_V06N0303 S3_V06N0203 arc: S3_V06S0203 N1_V01S0000 arc: S3_V06S0303 H06E0303 arc: V00B0000 H02W0401 arc: V00B0100 V02N0301 arc: W1_H02W0001 W3_H06E0003 arc: W1_H02W0101 N1_V01S0100 arc: W1_H02W0201 W3_H06E0103 arc: W1_H02W0601 V02S0601 arc: W1_H02W0701 W3_H06E0203 arc: A6 E1_H02W0701 arc: B6 V00B0000 arc: C6 V02N0001 arc: CE1 H02E0101 arc: CLK0 G_HPBX0000 arc: D6 E1_H02W0001 arc: F0 F5A_SLICE arc: F1 FXA_SLICE arc: F2 F5B_SLICE arc: F3 FXB_SLICE arc: F4 F5C_SLICE arc: F5 FXC_SLICE arc: F6 F5D_SLICE arc: M0 V00B0100 arc: M1 H00L0000 arc: M2 V00B0100 arc: M3 H00R0000 arc: M4 V00B0100 arc: M5 H00L0000 arc: M6 V00B0100 arc: MUXCLK1 CLK0 arc: W1_H02W0301 Q3 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 1111111111111111 word: SLICEC.K1.INIT 1111111111111111 word: SLICED.K0.INIT 1110101011000000 word: SLICED.K1.INIT 1111111111111111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R44C2:PLC2 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0401 V02S0401 arc: E1_H02E0501 E1_H01W0100 arc: E1_H02E0701 V02N0701 arc: H00L0000 V02N0001 arc: N1_V02N0001 N3_V06S0003 arc: N1_V02N0101 E3_H06W0103 arc: N1_V02N0201 H06W0103 arc: N3_V06N0103 E3_H06W0103 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0001 N3_V06S0003 arc: V00B0100 V02N0101 arc: V00T0100 E1_H02W0101 arc: CE1 H00L0000 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: E1_H02E0201 Q2 arc: LSR0 H02W0301 arc: LSR1 H02W0301 arc: M2 V00T0100 arc: M6 V00B0100 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR1 LSR0 arc: MUXLSR3 LSR1 arc: S3_V06S0303 Q6 arc: V01S0100 Q6 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R44C30:PLC2 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0201 N1_V01S0000 arc: E1_H02E0301 S1_V02N0301 arc: H00R0100 V02S0701 arc: N1_V02N0001 W1_H02E0001 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0501 S3_V06N0303 arc: N1_V02N0601 V01N0001 arc: N1_V02N0701 S3_V06N0203 arc: S1_V02S0301 H02W0301 arc: S1_V02S0401 H02E0401 arc: S3_V06S0003 N1_V02S0301 arc: S3_V06S0203 N3_V06S0103 arc: V00B0000 S1_V02N0201 arc: V00B0100 V02N0101 arc: V00T0000 H02E0001 arc: W1_H02W0401 V06S0203 arc: W1_H02W0701 V06N0203 arc: A7 H00R0000 arc: B7 E1_H02W0301 arc: C6 H02E0601 arc: C7 H02E0601 arc: CE0 H00R0100 arc: CE1 H00R0100 arc: CE2 H00R0100 arc: CLK0 G_HPBX0000 arc: D6 H01W0000 arc: D7 S1_V02N0601 arc: E1_H01E0101 F6 arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0000 Q4 arc: H01W0000 Q4 arc: M0 V00B0000 arc: M2 V00B0100 arc: M4 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0001 Q0 arc: N1_V01N0101 Q2 arc: S1_V02S0001 Q2 arc: V01S0000 F7 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000111100000000 word: SLICED.K1.INIT 1000110010101111 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 .tile R44C31:PLC2 arc: E1_H02E0401 W1_H02E0101 arc: H00L0000 V02N0201 arc: H00R0000 V02N0401 arc: H00R0100 V02S0701 arc: N1_V02N0601 S3_V06N0303 arc: S1_V02S0301 S3_V06N0003 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0303 H01E0101 arc: V00B0000 N1_V02S0201 arc: V00T0000 H02E0001 arc: V00T0100 V02S0501 arc: V01S0000 S3_V06N0103 arc: W1_H02W0001 E1_H01W0000 arc: W1_H02W0301 S3_V06N0003 arc: W1_H02W0701 V06S0203 arc: A0 H00L0000 arc: A1 S1_V02N0701 arc: A4 H02W0501 arc: A5 N1_V01N0101 arc: A7 S1_V02N0301 arc: B0 V00T0000 arc: B1 H00R0100 arc: B4 S1_V02N0501 arc: B5 H02W0101 arc: B7 E1_H02W0101 arc: C0 H00L0100 arc: C1 V02S0401 arc: C4 E1_H02W0601 arc: C5 V01N0101 arc: C7 V02N0001 arc: CE1 S1_V02N0201 arc: CLK0 G_HPBX0000 arc: D0 N1_V01S0000 arc: D1 H00R0000 arc: D4 H01W0000 arc: D5 H02W0201 arc: D7 H02E0201 arc: E1_H01E0001 F6 arc: E1_H01E0101 F4 arc: E1_H02E0201 F0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H00L0100 F1 arc: H01W0000 F5 arc: M2 V00T0100 arc: M6 V00B0000 arc: MUXCLK1 CLK0 arc: N1_V01N0101 Q2 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 1011000000000000 word: SLICEC.K1.INIT 1001000000000000 word: SLICEA.K0.INIT 1101000000000000 word: SLICEA.K1.INIT 1010001011110011 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1100010000110001 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 .tile R44C32:PLC2 arc: E1_H02E0101 S1_V02N0101 arc: H00L0000 N1_V02S0201 arc: H00R0100 V02S0701 arc: N1_V02N0201 V01N0001 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0601 N1_V01S0000 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0101 S3_V06N0103 arc: V00B0100 N1_V02S0101 arc: V00T0000 H02E0201 arc: V00T0100 W1_H02E0301 arc: W1_H02W0101 N1_V01S0100 arc: W1_H02W0201 H01E0001 arc: W1_H02W0301 V01N0101 arc: W1_H02W0501 V02S0501 arc: A0 S1_V02N0501 arc: A1 E1_H01E0001 arc: A3 V00B0000 arc: B0 H00R0100 arc: B1 V00T0000 arc: B3 E1_H01W0100 arc: C0 S1_V02N0601 arc: C1 H00L0100 arc: C3 H02E0401 arc: CE2 H00L0000 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D0 S1_V02N0201 arc: D1 H01E0101 arc: D3 N1_V02S0001 arc: E1_H01E0001 F0 arc: E1_H01E0101 Q6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F3 F3_SLICE arc: H00L0100 F3 arc: H01W0000 F1 arc: M4 V00B0100 arc: M6 V00T0100 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: V00B0000 Q4 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0010000100000000 word: SLICEA.K0.INIT 1001000000000000 word: SLICEA.K1.INIT 1000000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ .tile R44C33:PLC2 arc: V00B0000 V02N0001 arc: V01S0000 S3_V06N0103 arc: W1_H02W0101 H01E0101 arc: W1_H02W0601 V02N0601 arc: CE2 H02E0101 arc: CLK0 G_HPBX0000 arc: H01W0100 Q4 arc: M4 V00B0000 arc: MUXCLK2 CLK0 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R44C3:PLC2 arc: E1_H02E0001 S3_V06N0003 arc: E1_H02E0401 E3_H06W0203 arc: E1_H02E0501 V02S0501 arc: H00L0100 V02N0301 arc: H00R0000 H02E0401 arc: H00R0100 V02S0701 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0201 N3_V06S0103 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0401 N3_V06S0203 arc: N1_V02N0601 N3_V06S0303 arc: N1_V02N0701 S1_V02N0601 arc: N3_V06N0103 S3_V06N0003 arc: S1_V02S0001 H06W0003 arc: S1_V02S0201 W1_H02E0201 arc: S1_V02S0401 H06W0203 arc: S1_V02S0501 E1_H02W0501 arc: S3_V06S0103 E3_H06W0103 arc: V00B0000 V02N0001 arc: V00B0100 E1_H02W0701 arc: V00T0000 V02N0601 arc: V00T0100 V02S0501 arc: W1_H02W0301 V06N0003 arc: A0 E1_H01E0001 arc: A1 E1_H02W0701 arc: A6 H02E0501 arc: A7 E1_H02W0701 arc: B0 V02N0101 arc: B1 H02W0101 arc: B3 H01W0100 arc: B6 V00B0100 arc: B7 F3 arc: C0 V02N0401 arc: C1 H00L0000 arc: C3 V02N0401 arc: C6 V00T0100 arc: C7 S1_V02N0201 arc: CE2 H00L0100 arc: CLK0 G_HPBX0000 arc: D0 H00R0000 arc: D1 V02N0001 arc: D3 H00R0000 arc: D6 H00R0100 arc: D7 V00B0000 arc: E1_H01E0001 Q1 arc: E3_H06E0203 Q4 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 F0 arc: H01W0100 Q7 arc: LSR0 H02W0501 arc: LSR1 H02W0501 arc: M4 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR2 LSR0 arc: MUXLSR3 LSR0 arc: N1_V01N0101 Q4 arc: V01S0000 F6 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000011111100 word: SLICEA.K0.INIT 0000000000110101 word: SLICEA.K1.INIT 1000110100001111 word: SLICED.K0.INIT 0000011101110111 word: SLICED.K1.INIT 1110010011001100 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET SET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ .tile R44C4:PLC2 arc: E1_H02E0101 E3_H06W0103 arc: E1_H02E0201 W1_H02E0701 arc: E1_H02E0301 V01N0101 arc: E1_H02E0401 H01E0001 arc: E1_H02E0701 V02S0701 arc: E3_H06E0003 H01E0001 arc: H00L0000 W1_H02E0201 arc: H00R0100 V02S0501 arc: N1_V02N0001 E1_H01W0000 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0201 N3_V06S0103 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0501 N1_V01S0100 arc: N1_V02N0601 E1_H01W0000 arc: N1_V02N0701 E1_H01W0100 arc: S1_V02S0001 V01N0001 arc: S1_V02S0101 V01N0101 arc: S1_V02S0401 H02W0401 arc: S1_V02S0601 H02W0601 arc: S3_V06S0003 N3_V06S0303 arc: V00B0100 H02E0501 arc: V00T0000 W1_H02E0201 arc: V00T0100 W1_H02E0101 arc: W1_H02W0101 V02N0101 arc: W1_H02W0501 V02N0501 arc: A6 H00L0000 arc: A7 N1_V01N0101 arc: B6 V00B0100 arc: B7 V00T0000 arc: C6 E1_H02W0601 arc: C7 V02N0201 arc: CE1 V02N0201 arc: CLK0 G_HPBX0000 arc: D6 H00R0100 arc: D7 V02S0601 arc: F6 F6_SLICE arc: F7 F7_SLICE arc: M2 V00T0100 arc: MUXCLK1 CLK0 arc: N1_V01N0001 F6 arc: N1_V01N0101 Q2 arc: S3_V06S0203 F7 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0001001101011111 word: SLICED.K1.INIT 0101010100111111 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ .tile R44C5:PLC2 arc: E1_H02E0001 V02N0001 arc: E1_H02E0101 V02N0101 arc: E1_H02E0201 V02N0201 arc: E1_H02E0301 N1_V01S0100 arc: E1_H02E0401 V01N0001 arc: E1_H02E0601 N1_V01S0000 arc: E3_H06E0103 S3_V06N0103 arc: H00L0000 H02E0201 arc: H00L0100 V02S0101 arc: H00R0000 E1_H02W0601 arc: H00R0100 N1_V02S0501 arc: N1_V02N0201 H06W0103 arc: N1_V02N0301 N3_V06S0003 arc: N1_V02N0501 E1_H02W0501 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0001 N1_V02S0001 arc: S1_V02S0201 V01N0001 arc: S1_V02S0301 H02W0301 arc: S1_V02S0401 H02W0401 arc: S1_V02S0601 V01N0001 arc: S3_V06S0103 N1_V01S0100 arc: V00B0000 W1_H02E0401 arc: V00T0000 V02S0601 arc: V00T0100 N1_V02S0501 arc: A1 H00R0000 arc: A5 S1_V02N0301 arc: A6 V02N0101 arc: B1 V00B0000 arc: B4 V00B0100 arc: B5 H02W0301 arc: B6 V00B0100 arc: C1 H00R0100 arc: C4 V02S0001 arc: C5 E1_H02W0401 arc: C6 H02E0401 arc: C7 V00T0000 arc: CE1 H00L0000 arc: CE2 N1_V02S0601 arc: CE3 N1_V02S0601 arc: CLK0 G_HPBX0000 arc: D1 W1_H02E0001 arc: D4 H02W0001 arc: D5 H00L0100 arc: D6 E1_H01W0100 arc: D7 H02W0201 arc: E1_H01E0001 Q2 arc: E1_H01E0101 Q5 arc: E1_H02E0501 Q7 arc: E1_H02E0701 Q5 arc: E3_H06E0303 Q5 arc: F1 F1_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q2 arc: H01W0100 Q2 arc: M2 V00T0100 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q2 arc: N1_V01N0101 F1 arc: N1_V02N0001 Q2 arc: N3_V06N0103 F1 arc: S3_V06S0203 Q7 arc: S3_V06S0303 Q5 arc: V00B0100 Q5 arc: V01S0000 Q2 arc: V01S0100 Q7 arc: W1_H02W0401 F4 arc: W1_H02W0501 Q5 arc: W1_H02W0601 F6 arc: W1_H02W0701 Q7 arc: W3_H06W0103 Q2 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0011010100110011 word: SLICED.K0.INIT 0001001101011111 word: SLICED.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 0011111100000000 word: SLICEC.K1.INIT 1000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 .tile R44C6:PLC2 arc: E1_H02E0101 V02S0101 arc: E1_H02E0201 S1_V02N0201 arc: E1_H02E0401 W1_H02E0101 arc: E3_H06E0203 W1_H02E0701 arc: E3_H06E0303 S3_V06N0303 arc: H00L0000 V02N0001 arc: H00L0100 N1_V02S0301 arc: H00R0100 H02W0701 arc: H01W0100 E3_H06W0303 arc: N1_V02N0101 H02W0101 arc: N1_V02N0301 H01E0101 arc: N1_V02N0401 H01E0001 arc: N1_V02N0501 V01N0101 arc: N1_V02N0601 H02E0601 arc: N1_V02N0701 H02E0701 arc: S1_V02S0001 N1_V01S0000 arc: S1_V02S0201 E1_H01W0000 arc: S1_V02S0701 E1_H02W0701 arc: S3_V06S0203 N1_V02S0701 arc: V00B0000 V02N0201 arc: V00B0100 V02N0301 arc: V00T0000 V02N0401 arc: V00T0100 V02N0501 arc: W1_H02W0201 V01N0001 arc: W1_H02W0301 V01N0101 arc: W1_H02W0401 E1_H01W0000 arc: W1_H02W0601 E1_H01W0000 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0203 E1_H01W0000 arc: A1 H01E0001 arc: A2 V02N0701 arc: A3 H02E0501 arc: A5 N1_V02S0101 arc: A6 N1_V01N0101 arc: B1 H02E0301 arc: B2 H02E0101 arc: B3 W1_H02E0301 arc: B5 E1_H02W0101 arc: B6 E1_H02W0301 arc: C0 H00L0100 arc: C1 H00L0100 arc: C2 H00R0100 arc: C3 E1_H02W0401 arc: C5 V02S0201 arc: C6 V00T0000 arc: CE2 H00L0000 arc: CLK0 G_HPBX0000 arc: D0 H02W0201 arc: D1 H02W0201 arc: D2 H02W0001 arc: D3 H02E0001 arc: D5 E1_H01W0100 arc: D6 H02E0201 arc: E1_H01E0001 F6 arc: F0 F5A_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: LSR1 V00B0000 arc: M0 V00B0100 arc: M6 V00T0100 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXLSR1 LSR1 arc: MUXLSR2 LSR1 arc: N1_V01N0001 F0 arc: N1_V01N0101 Q5 arc: S3_V06S0003 Q3 arc: V01S0100 Q3 arc: W1_H02W0001 F2 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0010101001101110 word: SLICEB.K0.INIT 0000011101110111 word: SLICEB.K1.INIT 1000110100001111 word: SLICEA.K0.INIT 1111000011111111 word: SLICEA.K1.INIT 1110000000000000 word: SLICED.K0.INIT 0000011101110111 word: SLICED.K1.INIT 0000000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R44C7:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0001 E1_H01W0000 arc: E1_H02E0201 V02S0201 arc: E1_H02E0301 V02N0301 arc: E1_H02E0401 V01N0001 arc: E1_H02E0501 N1_V02S0501 arc: E3_H06E0303 V01N0101 arc: H00L0100 V02N0101 arc: H00R0000 W1_H02E0401 arc: H00R0100 H02W0701 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0101 E1_H01W0100 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 H06E0003 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0501 H06W0303 arc: N1_V02N0601 E1_H02W0601 arc: N3_V06N0103 E1_H01W0100 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0201 S3_V06N0103 arc: S1_V02S0501 H02W0501 arc: S1_V02S0601 H02W0601 arc: S1_V02S0701 V01N0101 arc: S3_V06S0303 E3_H06W0303 arc: V00B0100 V02S0101 arc: V00T0000 V02S0601 arc: V00T0100 V02N0501 arc: W1_H02W0001 V02N0001 arc: W1_H02W0101 E1_H02W0101 arc: W1_H02W0201 V02S0201 arc: W1_H02W0401 N1_V01S0000 arc: W1_H02W0601 V01N0001 arc: W1_H02W0701 V01N0101 arc: A1 V02S0701 arc: A3 V02S0701 arc: A5 N1_V02S0101 arc: A6 W1_H02E0701 arc: B1 H02E0101 arc: B3 H02E0101 arc: B5 V02N0701 arc: B6 V00B0100 arc: B7 V00B0000 arc: C1 V02S0601 arc: C3 V02S0601 arc: C5 V00T0000 arc: C6 H01E0001 arc: C7 H02E0401 arc: CE1 H00R0000 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: D1 V02N0201 arc: D3 V02N0201 arc: D5 H00L0100 arc: D6 H02W0201 arc: D7 S1_V02N0601 arc: E1_H01E0101 Q2 arc: E3_H06E0103 Q2 arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q2 arc: H01W0100 F6 arc: M2 V00T0100 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F5 arc: N1_V02N0701 F7 arc: S3_V06S0103 Q2 arc: V00B0000 F6 arc: V01S0000 F5 arc: V01S0100 F5 arc: W1_H02W0501 Q7 arc: W3_H06W0103 F1 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000100000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000001 word: SLICED.K0.INIT 0111000000000000 word: SLICED.K1.INIT 0011000000111111 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000010000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 .tile R44C8:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H01E0101 E3_H06W0203 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0101 V01N0101 arc: E1_H02E0201 E1_H01W0000 arc: E1_H02E0401 E3_H06W0203 arc: E1_H02E0701 V02S0701 arc: H00L0100 H02W0301 arc: H00R0000 E1_H02W0401 arc: H00R0100 S1_V02N0501 arc: N1_V02N0001 E3_H06W0003 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0201 V01N0001 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0601 S1_V02N0601 arc: N1_V02N0701 H02W0701 arc: N3_V06N0003 S1_V02N0301 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 E3_H06W0303 arc: S1_V02S0001 S3_V06N0003 arc: S1_V02S0201 H02E0201 arc: S1_V02S0501 S3_V06N0303 arc: S1_V02S0601 S3_V06N0303 arc: V00B0000 V02S0201 arc: V00B0100 H02E0501 arc: V00T0000 V02N0601 arc: V00T0100 V02N0501 arc: W1_H02W0101 V06S0103 arc: W1_H02W0201 H01E0001 arc: W1_H02W0301 H01E0101 arc: W1_H02W0401 N1_V01S0000 arc: W1_H02W0501 E3_H06W0303 arc: W1_H02W0601 V06S0303 arc: W1_H02W0701 V02N0701 arc: A3 V00T0000 arc: A6 H00R0000 arc: B0 H02W0301 arc: B3 V02N0301 arc: B4 V00B0100 arc: B5 H02E0301 arc: B6 V01S0000 arc: C0 H00R0100 arc: C1 H00L0000 arc: C3 H02W0401 arc: C4 N1_V02S0001 arc: C5 E1_H02W0401 arc: C6 F4 arc: CE0 S1_V02N0201 arc: CE1 S1_V02N0201 arc: CE3 V02S0601 arc: CLK0 G_HPBX0000 arc: D0 E1_H02W0201 arc: D1 V00T0100 arc: D3 F0 arc: D4 H00L0100 arc: D5 W1_H02E0201 arc: D6 H02W0001 arc: E1_H02E0301 F1 arc: E3_H06E0103 Q2 arc: E3_H06E0303 Q6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H00L0000 Q0 arc: H01W0000 F6 arc: H01W0100 Q2 arc: M2 E1_H02W0601 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: S3_V06S0003 Q0 arc: S3_V06S0303 Q6 arc: V01S0000 F5 arc: V01S0100 Q0 arc: W3_H06W0103 Q2 word: SLICEA.K0.INIT 1111001111000000 word: SLICEA.K1.INIT 0000111111110000 word: SLICEC.K0.INIT 0000000000111111 word: SLICEC.K1.INIT 0000000011111100 word: SLICEB.K0.INIT 1111111111111111 word: SLICEB.K1.INIT 1111100010001000 word: SLICED.K0.INIT 1100111101001111 word: SLICED.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R44C9:PLC2 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0301 H01E0101 arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0601 E3_H06W0303 arc: E1_H02E0701 E1_H01W0100 arc: E3_H06E0003 S3_V06N0003 arc: E3_H06E0103 V06S0103 arc: E3_H06E0303 W3_H06E0203 arc: H00L0100 V02S0301 arc: H00R0000 N1_V02S0601 arc: H00R0100 V02S0501 arc: N1_V02N0001 H02W0001 arc: N1_V02N0201 H02E0201 arc: N1_V02N0301 N1_V01S0100 arc: N1_V02N0401 H01E0001 arc: N1_V02N0601 E1_H02W0601 arc: S1_V02S0201 N1_V02S0701 arc: S1_V02S0401 E1_H01W0000 arc: S1_V02S0501 E1_H02W0501 arc: S1_V02S0701 V01N0101 arc: S3_V06S0003 N1_V02S0301 arc: V00B0000 S1_V02N0201 arc: V00B0100 V02S0101 arc: V00T0000 N1_V02S0401 arc: V00T0100 E1_H02W0101 arc: W1_H02W0001 S3_V06N0003 arc: W1_H02W0101 V06N0103 arc: W1_H02W0301 H01E0101 arc: W1_H02W0401 E1_H02W0101 arc: W1_H02W0601 S3_V06N0303 arc: W1_H02W0701 N1_V01S0100 arc: W3_H06W0103 E3_H06W0103 arc: A7 H02E0701 arc: B0 S1_V02N0301 arc: B2 H00R0100 arc: B3 H00R0000 arc: B4 H01E0101 arc: B6 V01S0000 arc: B7 H02W0301 arc: C0 H02W0401 arc: C2 N1_V02S0601 arc: C3 V02N0401 arc: C4 V02N0001 arc: C5 E1_H01E0101 arc: C6 W1_H02E0401 arc: C7 V00B0100 arc: CE1 H00L0100 arc: CE2 H00L0100 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: D0 H02W0001 arc: D1 N1_V01S0000 arc: D2 V02N0201 arc: D3 W1_H02E0001 arc: D4 F0 arc: D5 V00B0000 arc: D6 E1_H02W0201 arc: D7 V02S0601 arc: E1_H01E0101 Q4 arc: E1_H02E0501 F5 arc: E3_H06E0203 Q4 arc: F0 F5A_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F4 arc: M0 V00T0000 arc: M2 V00T0100 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q4 arc: N3_V06N0303 F6 arc: S1_V02S0601 Q4 arc: S3_V06S0103 Q2 arc: S3_V06S0203 Q7 arc: V01S0000 Q7 arc: V01S0100 Q2 arc: W3_H06W0203 Q7 word: SLICED.K0.INIT 0011001100001111 word: SLICED.K1.INIT 1110110010100000 word: SLICEC.K0.INIT 1111001111000000 word: SLICEC.K1.INIT 0000111111110000 word: SLICEB.K0.INIT 1111110000001100 word: SLICEB.K1.INIT 1111111111000000 word: SLICEA.K0.INIT 1111110000001100 word: SLICEA.K1.INIT 1111111100000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 .tile R45C10:PLC2 arc: E1_H02E0301 W1_H02E0301 arc: E1_H02E0501 S3_V06N0303 arc: E1_H02E0601 E1_H01W0000 arc: H00L0100 V02S0301 arc: H00R0100 V02N0501 arc: H01W0000 E3_H06W0103 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0201 N1_V01S0000 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0701 S3_V06N0203 arc: N3_V06N0003 S3_V06N0303 arc: S1_V02S0101 S3_V06N0103 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0301 H02W0301 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 E3_H06W0303 arc: V00B0000 W1_H02E0601 arc: V00T0000 V02N0601 arc: W1_H02W0001 E3_H06W0003 arc: W1_H02W0101 N1_V02S0101 arc: W1_H02W0201 S3_V06N0103 arc: W1_H02W0401 S3_V06N0203 arc: W1_H02W0501 V06N0303 arc: W1_H02W0601 S1_V02N0601 arc: W3_H06W0103 E3_H06W0103 arc: W3_H06W0203 S3_V06N0203 arc: A1 H02W0701 arc: B1 N1_V02S0301 arc: B3 H00R0100 arc: B4 V02S0501 arc: B7 V02S0701 arc: C1 H00L0100 arc: C3 E1_H02W0601 arc: C4 V00B0100 arc: C5 V02N0001 arc: C7 V00T0000 arc: CLK0 G_HPBX0000 arc: D1 V01S0100 arc: D3 E1_H02W0001 arc: D4 H02W0001 arc: D5 V02N0601 arc: D7 V00B0000 arc: E3_H06E0003 F0 arc: E3_H06E0303 F5 arc: F0 F5A_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H01W0100 F4 arc: LSR0 E1_H02W0301 arc: M0 H01E0001 arc: MUXCLK3 CLK0 arc: MUXLSR3 LSR0 arc: N1_V01N0001 F5 arc: N1_V02N0101 F3 arc: N1_V02N0501 F7 arc: N3_V06N0303 F5 arc: S1_V02S0501 F5 arc: S1_V02S0701 Q7 arc: V00B0100 F5 arc: V01S0000 F7 arc: V01S0100 F4 arc: W3_H06W0003 F0 arc: W3_H06W0303 F5 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000011111100 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1100000011001111 word: SLICEC.K0.INIT 0000000000000011 word: SLICEC.K1.INIT 0000111100000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0001000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 .tile R45C11:PLC2 arc: E1_H02E0001 N1_V02S0001 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0301 V02S0301 arc: E1_H02E0501 V06S0303 arc: E1_H02E0601 V02N0601 arc: E3_H06E0003 S3_V06N0003 arc: E3_H06E0103 W3_H06E0003 arc: E3_H06E0203 W3_H06E0103 arc: E3_H06E0303 W3_H06E0203 arc: H00L0000 V02S0201 arc: H00L0100 N1_V02S0301 arc: H00R0000 H02W0401 arc: H01W0000 E3_H06W0103 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0101 W1_H02E0101 arc: N1_V02N0201 W1_H02E0201 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0401 N3_V06S0203 arc: N1_V02N0501 H02E0501 arc: N1_V02N0601 H06E0303 arc: N1_V02N0701 H06E0203 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 H06E0303 arc: S1_V02S0001 N1_V02S0001 arc: S1_V02S0101 H02W0101 arc: S1_V02S0201 N1_V02S0201 arc: S1_V02S0301 V01N0101 arc: S1_V02S0501 S3_V06N0303 arc: S1_V02S0601 V01N0001 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0303 N3_V06S0303 arc: V00B0100 E1_H02W0701 arc: V00T0000 V02S0601 arc: V00T0100 V02S0701 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0101 E1_H02W0101 arc: W1_H02W0201 S3_V06N0103 arc: W1_H02W0301 W3_H06E0003 arc: W1_H02W0501 E1_H02W0501 arc: W1_H02W0601 E1_H01W0000 arc: W1_H02W0701 V06N0203 arc: W3_H06W0003 E3_H06W0303 arc: W3_H06W0103 E3_H06W0003 arc: W3_H06W0203 E1_H01W0000 arc: W3_H06W0303 E3_H06W0203 arc: A7 V02N0301 arc: B2 N1_V02S0101 arc: B3 H00R0000 arc: B7 N1_V02S0701 arc: C2 H02W0401 arc: C3 H00L0000 arc: C5 V00T0000 arc: C6 V00T0100 arc: C7 V00T0100 arc: CE0 H00L0100 arc: CLK0 G_HPBX0000 arc: D2 V02S0201 arc: D3 E1_H02W0001 arc: D5 V02N0601 arc: D6 V02S0401 arc: D7 V02S0401 arc: E1_H02E0401 F6 arc: F0 F5A_SLICE arc: F1 FXA_SLICE arc: F2 F5B_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: M0 H02E0601 arc: M1 V01S0100 arc: M2 H02E0601 arc: M6 V00B0100 arc: MUXCLK0 CLK0 arc: N1_V01N0001 F1 arc: N3_V06N0103 Q1 arc: V01S0100 F5 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1111000000000000 word: SLICEA.K0.INIT 1111111111111111 word: SLICEA.K1.INIT 1111111111111111 word: SLICEB.K0.INIT 1111001100000000 word: SLICEB.K1.INIT 1111000011000000 word: SLICED.K0.INIT 1111111100001111 word: SLICED.K1.INIT 1110000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 .tile R45C12:PLC2 arc: E1_H02E0101 V06N0103 arc: E1_H02E0501 V02S0501 arc: E1_H02E0601 V01N0001 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0303 W3_H06E0203 arc: H00L0000 H02E0001 arc: H00L0100 V02S0101 arc: H00R0000 E1_H02W0401 arc: H01W0000 E3_H06W0103 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0301 W1_H02E0301 arc: N1_V02N0501 E3_H06W0303 arc: N1_V02N0601 N1_V01S0000 arc: N1_V02N0701 N1_V01S0100 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S1_V02N0701 arc: N3_V06N0303 S1_V02N0501 arc: S1_V02S0001 N3_V06S0003 arc: S1_V02S0401 N3_V06S0203 arc: S1_V02S0701 E1_H02W0701 arc: S3_V06S0303 H06E0303 arc: V00B0000 H02W0601 arc: V00B0100 V02N0101 arc: V00T0000 V02N0601 arc: V00T0100 V02N0701 arc: W1_H02W0001 V01N0001 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0201 E1_H02W0701 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0401 V02S0401 arc: W1_H02W0601 E1_H02W0301 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0203 S3_V06N0203 arc: W3_H06W0303 E3_H06W0203 arc: A0 E1_H02W0501 arc: A5 E1_H01W0000 arc: B0 H02W0301 arc: B2 H01W0100 arc: B5 H02E0301 arc: B6 H02E0301 arc: C0 H00L0100 arc: C1 V02S0601 arc: C2 N1_V01N0001 arc: C3 H02W0401 arc: C5 H02E0601 arc: C6 H02E0601 arc: C7 E1_H01E0101 arc: CE0 V02N0201 arc: CE1 S1_V02N0201 arc: CE2 H00L0000 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D0 V00T0100 arc: D1 N1_V02S0201 arc: D2 V00B0100 arc: D3 H00R0000 arc: D4 E1_H01W0100 arc: D5 H02W0201 arc: D6 H02W0201 arc: D7 V00B0000 arc: E1_H01E0001 Q2 arc: E1_H01E0101 Q6 arc: E1_H02E0701 F7 arc: E3_H06E0203 Q4 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0100 Q0 arc: M4 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F0 arc: N1_V01N0101 F1 arc: S3_V06S0103 Q2 arc: S3_V06S0203 Q4 arc: V01S0000 F3 arc: V01S0100 Q6 arc: W3_H06W0103 Q2 word: SLICEB.K0.INIT 1100110011110000 word: SLICEB.K1.INIT 1111000000000000 word: SLICEA.K0.INIT 1100110011001010 word: SLICEA.K1.INIT 0000111111110000 word: SLICED.K0.INIT 1111001111000000 word: SLICED.K1.INIT 0000111111110000 word: SLICEC.K0.INIT 0000000011111111 word: SLICEC.K1.INIT 1111011111010101 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 .tile R45C13:PLC2 arc: E1_H02E0201 S3_V06N0103 arc: E1_H02E0301 E1_H01W0100 arc: E1_H02E0401 E1_H01W0000 arc: E1_H02E0501 W1_H02E0401 arc: E1_H02E0601 S3_V06N0303 arc: E1_H02E0701 V06N0203 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0103 W3_H06E0003 arc: E3_H06E0203 S3_V06N0203 arc: E3_H06E0303 W3_H06E0303 arc: H00L0100 W1_H02E0101 arc: H00R0000 V02S0401 arc: H00R0100 V02N0501 arc: N1_V02N0001 H02W0001 arc: N1_V02N0201 E3_H06W0103 arc: N1_V02N0401 V01N0001 arc: N1_V02N0501 W1_H02E0501 arc: N1_V02N0601 S1_V02N0301 arc: N1_V02N0701 N1_V01S0100 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0203 S1_V02N0701 arc: N3_V06N0303 S1_V02N0501 arc: S1_V02S0701 H06W0203 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 H02W0401 arc: V00T0100 V02S0501 arc: V01S0100 S3_V06N0303 arc: W1_H02W0001 E1_H02W0001 arc: W1_H02W0101 E3_H06W0103 arc: W1_H02W0301 V02S0301 arc: W1_H02W0401 H01E0001 arc: W1_H02W0501 E1_H02W0401 arc: W1_H02W0601 S3_V06N0303 arc: W3_H06W0003 E3_H06W0303 arc: W3_H06W0103 E3_H06W0003 arc: W3_H06W0303 E3_H06W0203 arc: A0 H00L0100 arc: B0 V02S0101 arc: B2 E1_H02W0301 arc: B4 H00L0000 arc: B6 V02S0701 arc: B7 V02N0701 arc: C0 V02N0401 arc: C1 S1_V02N0601 arc: C2 V02N0601 arc: C4 H02W0601 arc: C5 V02S0201 arc: C6 S1_V02N0001 arc: C7 V02S0001 arc: CE0 H02E0101 arc: CE2 H00R0000 arc: CE3 V02S0601 arc: CLK0 G_HPBX0000 arc: D0 V00T0100 arc: D1 V01S0100 arc: D2 E1_H02W0001 arc: D3 H02W0201 arc: D4 F0 arc: D5 V00B0000 arc: D6 E1_H02W0201 arc: D7 H00R0100 arc: E1_H01E0101 F5 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q0 arc: H01W0000 F6 arc: H01W0100 F6 arc: M2 H02E0601 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q4 arc: N1_V01N0101 F1 arc: S1_V02S0601 Q4 arc: V01S0000 F7 arc: W1_H02W0201 F2 arc: W1_H02W0701 Q7 word: SLICEC.K0.INIT 1100111111000000 word: SLICEC.K1.INIT 1111000000000000 word: SLICEA.K0.INIT 1111111000000010 word: SLICEA.K1.INIT 0000111111110000 word: SLICED.K0.INIT 0000000000111111 word: SLICED.K1.INIT 0000110000111111 word: SLICEB.K0.INIT 1100111100000011 word: SLICEB.K1.INIT 1111111100000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 .tile R45C14:PLC2 arc: E1_H02E0201 N1_V02S0201 arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0601 V02N0601 arc: E1_H02E0701 W1_H02E0701 arc: E3_H06E0103 H01E0101 arc: H00L0000 V02S0201 arc: H00L0100 V02N0301 arc: H00R0000 H02E0601 arc: H00R0100 H02E0701 arc: H01W0000 W3_H06E0103 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0301 H06E0003 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0501 W1_H02E0501 arc: N1_V02N0601 N1_V01S0000 arc: N1_V02N0701 N1_V01S0100 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0303 S1_V02N0501 arc: S1_V02S0101 N1_V02S0001 arc: S1_V02S0501 S3_V06N0303 arc: S1_V02S0601 H02W0601 arc: S1_V02S0701 E3_H06W0203 arc: S3_V06S0003 N3_V06S0303 arc: V00B0100 S1_V02N0101 arc: V00T0100 V02S0701 arc: W1_H02W0001 V06N0003 arc: W1_H02W0201 E1_H02W0201 arc: W1_H02W0301 E3_H06W0003 arc: W1_H02W0401 V02N0401 arc: W1_H02W0501 E1_H02W0401 arc: W1_H02W0601 V01N0001 arc: W1_H02W0701 S1_V02N0701 arc: W3_H06W0003 E3_H06W0303 arc: W3_H06W0103 E3_H06W0103 arc: W3_H06W0203 E1_H01W0000 arc: W3_H06W0303 E1_H02W0601 arc: B0 V02N0301 arc: B2 V02S0101 arc: B4 H02E0301 arc: B6 V01S0000 arc: C0 H02E0401 arc: C1 H00L0100 arc: C2 H00L0000 arc: C3 V02S0401 arc: C4 V02N0001 arc: C5 V00T0100 arc: C6 V00T0000 arc: C7 E1_H01E0101 arc: CE0 W1_H02E0101 arc: CE1 W1_H02E0101 arc: CE2 H00R0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: D0 V00B0100 arc: D1 H00R0000 arc: D2 V02N0201 arc: D3 H00R0000 arc: D4 F2 arc: D5 V02N0401 arc: D6 V01N0001 arc: D7 V02N0401 arc: E1_H01E0001 Q6 arc: E1_H01E0101 Q6 arc: E1_H02E0501 F5 arc: E3_H06E0203 F7 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0100 Q2 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q4 arc: N1_V02N0101 F3 arc: S3_V06S0203 Q4 arc: S3_V06S0303 Q6 arc: V00T0000 F0 arc: V01S0000 Q0 arc: V01S0100 F1 word: SLICED.K0.INIT 1100110011110000 word: SLICED.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 1100111111000000 word: SLICEC.K1.INIT 1111000000000000 word: SLICEB.K0.INIT 1111110000001100 word: SLICEB.K1.INIT 0000111111110000 word: SLICEA.K0.INIT 1100110011110000 word: SLICEA.K1.INIT 0000111111110000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 .tile R45C15:PLC2 arc: E1_H02E0001 N1_V01S0000 arc: E1_H02E0101 V06N0103 arc: E1_H02E0201 S1_V02N0201 arc: E1_H02E0401 N1_V02S0401 arc: E1_H02E0701 W3_H06E0203 arc: E3_H06E0003 W3_H06E0303 arc: H00L0100 H02W0101 arc: H00R0100 W1_H02E0501 arc: H01W0000 E3_H06W0103 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0201 N3_V06S0103 arc: N1_V02N0501 E1_H01W0100 arc: N1_V02N0701 H02E0701 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 V01N0101 arc: S1_V02S0001 N1_V02S0501 arc: S1_V02S0201 W1_H02E0201 arc: S1_V02S0301 N1_V02S0201 arc: S1_V02S0401 E1_H02W0401 arc: S1_V02S0501 S3_V06N0303 arc: S1_V02S0601 W1_H02E0601 arc: S3_V06S0003 H01E0001 arc: S3_V06S0103 N1_V02S0201 arc: S3_V06S0203 N3_V06S0203 arc: V00B0100 N1_V02S0301 arc: V00T0100 V02N0701 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0201 S3_V06N0103 arc: W1_H02W0301 V02S0301 arc: W1_H02W0401 S3_V06N0203 arc: W1_H02W0601 N1_V01S0000 arc: W3_H06W0103 E3_H06W0103 arc: W3_H06W0203 E1_H02W0701 arc: W3_H06W0303 E1_H02W0501 arc: A1 V02S0501 arc: B0 S1_V02N0301 arc: B1 V00T0000 arc: B4 H02W0301 arc: B6 V02S0701 arc: B7 V00B0000 arc: C0 H02E0601 arc: C1 H00L0100 arc: C4 V00T0100 arc: C6 E1_H02W0601 arc: C7 H02E0401 arc: CLK0 G_HPBX0000 arc: D0 S1_V02N0201 arc: D1 N1_V01S0000 arc: D4 S1_V02N0601 arc: D5 H02E0201 arc: D6 H00R0100 arc: D7 V02S0401 arc: E1_H01E0001 F6 arc: E1_H02E0601 F4 arc: E3_H06E0303 Q6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: LSR1 H02W0501 arc: M4 V00B0100 arc: MUXCLK3 CLK0 arc: MUXLSR3 LSR1 arc: N1_V01N0001 F7 arc: N1_V02N0301 F1 arc: V00B0000 F6 arc: V00T0000 F0 word: SLICEA.K0.INIT 1100110011110000 word: SLICEA.K1.INIT 0000000010101100 word: SLICED.K0.INIT 1100000011001111 word: SLICED.K1.INIT 0000000011001111 word: SLICEC.K0.INIT 1111110000110000 word: SLICEC.K1.INIT 1111111100000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 .tile R45C16:PLC2 arc: E1_H02E0001 W3_H06E0003 arc: E1_H02E0201 N1_V01S0000 arc: E1_H02E0401 V02S0401 arc: E1_H02E0601 V01N0001 arc: E3_H06E0303 W1_H02E0501 arc: H00L0000 H02W0001 arc: H00L0100 H02E0101 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0201 H02W0201 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0601 W3_H06E0303 arc: N1_V02N0701 H06E0203 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S1_V02N0401 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0101 H02W0101 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0301 N1_V02S0201 arc: S1_V02S0401 E1_H02W0401 arc: S1_V02S0501 N1_V02S0401 arc: S1_V02S0601 V01N0001 arc: S3_V06S0103 N1_V02S0201 arc: V00B0000 H02E0601 arc: V00B0100 V02N0101 arc: V00T0100 V02N0501 arc: V01S0000 S3_V06N0103 arc: W1_H02W0101 E1_H02W0001 arc: W1_H02W0201 H01E0001 arc: W1_H02W0301 V02N0301 arc: W1_H02W0501 E1_H02W0501 arc: W1_H02W0601 E3_H06W0303 arc: W3_H06W0003 E1_H01W0000 arc: W3_H06W0103 E1_H02W0101 arc: W3_H06W0203 V06S0203 arc: A2 V02S0701 arc: B2 F3 arc: B3 S1_V02N0301 arc: B4 S1_V02N0701 arc: B5 S1_V02N0701 arc: B6 N1_V02S0501 arc: C1 H02E0401 arc: C2 E1_H02W0401 arc: C3 H00L0100 arc: C4 V02N0201 arc: C5 V02N0001 arc: C6 V02S0201 arc: C7 E1_H01E0101 arc: CE2 H00L0000 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D1 V00B0100 arc: D2 H02E0001 arc: D3 H02E0201 arc: D4 V02N0401 arc: D5 H01W0000 arc: D6 V00B0000 arc: D7 V02N0601 arc: E1_H01E0001 F2 arc: E1_H01E0101 Q6 arc: E3_H06E0103 F1 arc: E3_H06E0203 Q4 arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F6 arc: H01W0100 Q4 arc: M4 V00T0100 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F7 arc: N1_V01N0101 Q6 arc: S3_V06S0303 Q6 arc: W1_H02W0401 Q6 arc: W3_H06W0303 Q6 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111000000000000 word: SLICED.K0.INIT 1111001111000000 word: SLICED.K1.INIT 0000111111110000 word: SLICEC.K0.INIT 1111110000110000 word: SLICEC.K1.INIT 1111111111000000 word: SLICEB.K0.INIT 0000000001010011 word: SLICEB.K1.INIT 1111000011001100 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A1MUX 1 .tile R45C17:PLC2 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0401 W3_H06E0203 arc: E1_H02E0501 W3_H06E0303 arc: E1_H02E0601 V02N0601 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0303 W3_H06E0203 arc: H00L0000 V02N0201 arc: H00R0000 S1_V02N0401 arc: H00R0100 V02S0501 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0101 W3_H06E0103 arc: N1_V02N0201 W3_H06E0103 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0501 S3_V06N0303 arc: N1_V02N0601 E3_H06W0303 arc: N1_V02N0701 H02W0701 arc: N3_V06N0003 H01E0001 arc: N3_V06N0103 S3_V06N0003 arc: S1_V02S0001 S3_V06N0003 arc: S1_V02S0101 N1_V02S0101 arc: S1_V02S0201 W1_H02E0201 arc: S1_V02S0701 W1_H02E0701 arc: S3_V06S0103 W3_H06E0103 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 V02N0001 arc: V00T0000 E1_H02W0201 arc: V00T0100 V02N0701 arc: W1_H02W0001 S3_V06N0003 arc: W1_H02W0101 V06N0103 arc: W1_H02W0201 S3_V06N0103 arc: W1_H02W0401 S3_V06N0203 arc: W1_H02W0601 V02N0601 arc: W1_H02W0701 E3_H06W0203 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0103 E1_H02W0201 arc: W3_H06W0203 E3_H06W0103 arc: W3_H06W0303 E1_H01W0100 arc: A4 V00T0100 arc: B2 H00R0000 arc: B3 V02S0101 arc: B4 V00B0100 arc: B5 S1_V02N0501 arc: C2 H00R0100 arc: C3 E1_H01W0000 arc: C4 H02W0601 arc: C5 E1_H02W0401 arc: C7 H02E0401 arc: CE0 V02S0201 arc: CLK0 G_HPBX0000 arc: D2 E1_H02W0001 arc: D3 V02S0001 arc: D4 V00B0000 arc: D5 H02W0201 arc: D7 H02E0001 arc: E1_H01E0101 F7 arc: E3_H06E0203 F7 arc: F0 F5A_SLICE arc: F1 FXA_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H01W0000 F1 arc: M0 V00T0000 arc: M1 H00L0000 arc: M2 V00T0000 arc: MUXCLK0 CLK0 arc: N1_V02N0301 Q1 arc: N3_V06N0203 F4 arc: S3_V06S0203 F7 arc: V00B0100 F5 arc: W1_H02W0501 F7 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 0000000001010011 word: SLICEC.K1.INIT 1111000011001100 word: SLICEA.K0.INIT 1111111111111111 word: SLICEA.K1.INIT 1111111111111111 word: SLICEB.K0.INIT 1111001100000000 word: SLICEB.K1.INIT 1111000011000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 .tile R45C18:PLC2 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0103 W3_H06E0003 arc: E3_H06E0203 W3_H06E0203 arc: E3_H06E0303 H01E0101 arc: H00L0100 H02E0101 arc: H00R0000 E1_H02W0401 arc: H00R0100 V02S0501 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0001 N1_V01S0000 arc: N1_V02N0101 H01E0101 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0601 S1_V02N0601 arc: N1_V02N0701 S1_V02N0701 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 S1_V02N0201 arc: N3_V06N0203 S1_V02N0401 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 V01N0001 arc: S1_V02S0401 E1_H02W0401 arc: S1_V02S0501 S3_V06N0303 arc: S1_V02S0601 W1_H02E0601 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0203 W3_H06E0203 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 H02W0601 arc: V00B0100 H02E0501 arc: V00T0100 V02S0701 arc: W1_H02W0001 V01N0001 arc: W1_H02W0101 E3_H06W0103 arc: W1_H02W0201 E1_H02W0701 arc: W1_H02W0401 V01N0001 arc: W1_H02W0501 S3_V06N0303 arc: W1_H02W0601 V02N0601 arc: W1_H02W0701 S3_V06N0203 arc: W3_H06W0003 E3_H06W0303 arc: W3_H06W0103 E3_H06W0003 arc: W3_H06W0303 E3_H06W0203 arc: A1 V02N0501 arc: A4 V00B0000 arc: A7 E1_H01W0000 arc: B0 S1_V02N0301 arc: B1 V02N0101 arc: B2 V02S0301 arc: B3 H00L0000 arc: B4 H02W0301 arc: B7 N1_V02S0501 arc: C0 H00L0100 arc: C1 V02N0601 arc: C2 H02E0601 arc: C3 V02S0601 arc: C4 H02E0401 arc: C7 E1_H02W0601 arc: CLK0 G_HPBX0000 arc: D0 H00R0000 arc: D1 E1_H02W0001 arc: D2 W1_H02E0201 arc: D3 V00T0100 arc: D4 H00R0100 arc: D7 N1_V02S0601 arc: E1_H01E0001 F3 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F7 F7_SLICE arc: H00L0000 F2 arc: H01W0000 F3 arc: H01W0100 F4 arc: LSR1 H02W0501 arc: M4 V00B0100 arc: MUXCLK1 CLK0 arc: MUXLSR1 LSR1 arc: N1_V01N0001 F1 arc: S3_V06S0103 F2 arc: V01S0000 Q2 arc: V01S0100 F0 arc: W3_H06W0203 F7 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0001001101011111 word: SLICEA.K0.INIT 1100110011110000 word: SLICEA.K1.INIT 0000000010101100 word: SLICEB.K0.INIT 1100000011001111 word: SLICEB.K1.INIT 0000000011001111 word: SLICEC.K0.INIT 0001001101011111 word: SLICEC.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R45C19:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: E1_H02E0101 W3_H06E0103 arc: E1_H02E0301 E1_H01W0100 arc: E3_H06E0303 W1_H02E0501 arc: H00L0000 V02S0201 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0601 E1_H02W0601 arc: N1_V02N0701 E1_H02W0701 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0203 S1_V02N0401 arc: N3_V06N0303 W3_H06E0303 arc: S1_V02S0401 S3_V06N0203 arc: S3_V06S0203 H06E0203 arc: S3_V06S0303 N3_V06S0303 arc: W1_H02W0001 H01E0001 arc: W1_H02W0201 V02N0201 arc: W1_H02W0301 N1_V02S0301 arc: W1_H02W0401 N1_V02S0401 arc: W1_H02W0501 S1_V02N0501 arc: W1_H02W0601 E1_H02W0301 arc: W3_H06W0003 E1_H01W0000 arc: W3_H06W0103 S3_V06N0103 arc: A0 H00L0000 arc: B2 H01W0100 arc: B3 Q3 arc: B4 H00R0000 arc: B5 V00B0100 arc: B6 V00B0000 arc: B7 V01S0000 arc: CLK0 G_HPBX0000 arc: E1_H01E0101 Q6 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0000 Q4 arc: H01W0000 Q2 arc: H01W0100 Q2 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q7 arc: V00B0000 Q6 arc: V00B0100 Q5 arc: V01S0000 Q7 arc: V01S0100 Q3 arc: W3_H06W0203 Q4 arc: W3_H06W0303 Q5 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 0110011010101010 word: SLICEB.K1.INIT 1100110000000000 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 0000000000001010 word: SLICEA.K1.INIT 1111111111111111 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 YES enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R45C20:PLC2 arc: E1_H02E0201 N3_V06S0103 arc: E1_H02E0301 E1_H01W0100 arc: E3_H06E0103 S3_V06N0103 arc: E3_H06E0203 W3_H06E0103 arc: E3_H06E0303 W3_H06E0203 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0601 E1_H02W0601 arc: N1_V02N0701 H01E0101 arc: N3_V06N0003 S1_V02N0301 arc: N3_V06N0103 S1_V02N0201 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S1_V02N0501 arc: S1_V02S0001 N3_V06S0003 arc: S1_V02S0101 S3_V06N0103 arc: S1_V02S0601 S3_V06N0303 arc: S3_V06S0003 N1_V02S0001 arc: S3_V06S0103 H06E0103 arc: W1_H02W0001 E1_H02W0001 arc: W1_H02W0301 E1_H02W0201 arc: W1_H02W0401 S3_V06N0203 arc: W1_H02W0501 E1_H02W0401 arc: W1_H02W0601 H01E0001 arc: W1_H02W0701 S3_V06N0203 arc: W3_H06W0003 E1_H02W0001 arc: W3_H06W0203 S3_V06N0203 arc: B0 V00T0000 arc: B1 Q1 arc: B2 H00L0000 arc: B3 Q3 arc: B4 H00R0000 arc: B5 H02E0301 arc: B6 V00B0000 arc: B7 V00B0100 arc: CLK0 G_HPBX0000 arc: E1_H01E0101 Q4 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: H00R0000 Q4 arc: H01W0000 Q6 arc: H01W0100 Q5 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q2 arc: N1_V01N0101 Q0 arc: N1_V02N0301 Q3 arc: V00B0000 Q6 arc: V00B0100 Q7 arc: V00T0000 Q0 arc: V01S0100 Q7 arc: W3_H06W0103 Q1 arc: W3_H06W0303 Q5 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 1100110000000000 word: SLICEB.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 1100110000000000 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R45C21:PLC2 arc: E1_H02E0001 N1_V01S0000 arc: E1_H02E0301 E1_H01W0100 arc: E1_H02E0401 W1_H02E0101 arc: E1_H02E0601 S3_V06N0303 arc: E3_H06E0003 W3_H06E0003 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 H01E0101 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0301 H02E0301 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0601 E3_H06W0303 arc: N3_V06N0003 S1_V02N0301 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0201 H02E0201 arc: S1_V02S0301 W3_H06E0003 arc: S3_V06S0003 H06E0003 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 W3_H06E0303 arc: W1_H02W0301 E1_H02W0201 arc: W1_H02W0501 E1_H02W0401 arc: W1_H02W0601 E1_H02W0601 arc: W1_H02W0701 S1_V02N0701 arc: W3_H06W0103 E1_H02W0101 arc: B0 V00T0000 arc: B1 Q1 arc: B2 H00L0000 arc: B3 Q3 arc: B4 H00R0000 arc: B5 V00B0100 arc: B6 H02E0301 arc: B7 H02W0101 arc: CLK0 G_HPBX0000 arc: E1_H01E0101 Q7 arc: E3_H06E0103 Q2 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: H00R0000 Q4 arc: H01W0100 Q6 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q3 arc: N1_V01N0101 Q0 arc: N1_V02N0701 Q7 arc: N3_V06N0303 Q5 arc: V00B0100 Q5 arc: V00T0000 Q0 arc: V01S0000 Q4 arc: V01S0100 Q1 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 1100110000000000 word: SLICEB.K1.INIT 1100110000000000 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R45C22:PLC2 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0203 W3_H06E0103 arc: E3_H06E0303 W3_H06E0203 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0601 H02W0601 arc: N3_V06N0003 S1_V02N0301 arc: N3_V06N0103 S1_V02N0201 arc: N3_V06N0203 S1_V02N0701 arc: N3_V06N0303 S1_V02N0501 arc: S1_V02S0001 H02W0001 arc: S1_V02S0101 V01N0101 arc: S1_V02S0301 N1_V02S0201 arc: S1_V02S0601 S3_V06N0303 arc: S1_V02S0701 H06W0203 arc: S3_V06S0003 N1_V01S0000 arc: S3_V06S0203 W3_H06E0203 arc: S3_V06S0303 N1_V02S0601 arc: W1_H02W0001 V01N0001 arc: W1_H02W0101 H01E0101 arc: W1_H02W0201 S3_V06N0103 arc: W1_H02W0401 V01N0001 arc: W1_H02W0601 E1_H02W0601 arc: W3_H06W0303 E1_H01W0100 arc: B0 V00T0000 arc: B1 Q1 arc: B2 H00L0000 arc: B3 Q3 arc: B4 H00R0000 arc: B5 H02E0301 arc: B6 V00B0000 arc: B7 V00B0100 arc: CLK0 G_HPBX0000 arc: E1_H01E0101 Q6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: H00R0000 Q4 arc: H01W0100 Q5 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q4 arc: N1_V01N0101 Q3 arc: N1_V02N0101 Q1 arc: N1_V02N0501 Q5 arc: N1_V02N0701 Q7 arc: S1_V02S0201 Q0 arc: V00B0000 Q6 arc: V00B0100 Q7 arc: V00T0000 Q0 arc: V01S0100 Q2 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 1100110000000000 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 1100110000000000 word: SLICEB.K1.INIT 1100110000000000 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R45C23:PLC2 arc: E1_H02E0501 W3_H06E0303 arc: E1_H02E0601 N1_V01S0000 arc: E1_H02E0701 S1_V02N0701 arc: E3_H06E0203 W3_H06E0203 arc: E3_H06E0303 W3_H06E0303 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0401 W1_H02E0401 arc: N1_V02N0501 H01E0101 arc: N1_V02N0601 H06W0303 arc: N1_V02N0701 S3_V06N0203 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 S1_V02N0201 arc: N3_V06N0203 S1_V02N0701 arc: N3_V06N0303 S1_V02N0501 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0501 W3_H06E0303 arc: S1_V02S0601 W1_H02E0601 arc: S1_V02S0701 W3_H06E0203 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N1_V02S0201 arc: S3_V06S0203 W3_H06E0203 arc: V01S0100 S3_V06N0303 arc: W1_H02W0001 N1_V02S0001 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0601 W3_H06E0303 arc: W3_H06W0103 E1_H01W0100 arc: W3_H06W0203 E1_H01W0000 arc: W3_H06W0303 E3_H06W0303 arc: B0 V00T0000 arc: B1 Q1 arc: B2 H00L0000 arc: B3 Q3 arc: B4 H00R0000 arc: B5 V01S0000 arc: B6 V00B0000 arc: B7 V00B0100 arc: CLK0 G_HPBX0000 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: H00R0000 Q4 arc: H01W0100 Q4 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q7 arc: N1_V01N0101 Q0 arc: S1_V02S0101 Q1 arc: V00B0000 Q6 arc: V00B0100 Q7 arc: V00T0000 Q0 arc: V01S0000 Q5 arc: W1_H02W0201 Q2 arc: W1_H02W0401 Q6 arc: W3_H06W0003 Q3 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 1100110000000000 word: SLICEB.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 1100110000000000 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R45C24:PLC2 arc: E1_H02E0601 W3_H06E0303 arc: E3_H06E0203 W3_H06E0103 arc: E3_H06E0303 W3_H06E0203 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 S1_V02N0001 arc: N1_V02N0301 H02W0301 arc: N1_V02N0501 H02E0501 arc: N1_V02N0601 S3_V06N0303 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S1_V02N0701 arc: S1_V02S0001 E1_H02W0001 arc: S1_V02S0301 E1_H01W0100 arc: S1_V02S0401 E1_H02W0401 arc: S1_V02S0501 E1_H02W0501 arc: S3_V06S0003 H06E0003 arc: S3_V06S0203 N3_V06S0203 arc: W1_H02W0601 N1_V02S0601 arc: W3_H06W0003 S3_V06N0003 arc: W3_H06W0103 S3_V06N0103 arc: W3_H06W0203 S3_V06N0203 arc: B0 V00T0000 arc: B1 Q1 arc: B2 H00L0000 arc: B3 Q3 arc: B4 H00R0000 arc: B5 V00B0100 arc: B6 V00B0000 arc: B7 V01S0000 arc: CLK0 G_HPBX0000 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: H00R0000 Q4 arc: H01W0000 Q1 arc: H01W0100 Q6 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q4 arc: N1_V02N0201 Q0 arc: V00B0000 Q6 arc: V00B0100 Q5 arc: V00T0000 Q0 arc: V01S0000 Q7 arc: V01S0100 Q7 arc: W1_H02W0201 Q2 arc: W1_H02W0301 Q3 arc: W3_H06W0303 Q5 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 1100110000000000 word: SLICEB.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 1100110000000000 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R45C25:PLC2 arc: E1_H02E0601 W1_H02E0601 arc: E1_H02E0701 W1_H02E0701 arc: E3_H06E0003 W3_H06E0303 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0601 H02E0601 arc: N1_V02N0701 S3_V06N0203 arc: N3_V06N0203 S1_V02N0401 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0201 E1_H01W0000 arc: S1_V02S0301 V01N0101 arc: S1_V02S0501 W1_H02E0501 arc: S1_V02S0601 S3_V06N0303 arc: S3_V06S0103 E1_H01W0100 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0303 arc: W1_H02W0301 N1_V02S0301 arc: W3_H06W0203 V06S0203 arc: B0 V00T0000 arc: B1 Q1 arc: B2 H00L0000 arc: B3 Q3 arc: B4 H00R0000 arc: B5 V00B0100 arc: B6 V00B0000 arc: B7 V01S0000 arc: CLK0 G_HPBX0000 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: H00R0000 Q4 arc: H01W0100 Q7 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q5 arc: N1_V01N0101 Q6 arc: N1_V02N0101 Q1 arc: N1_V02N0201 Q2 arc: N1_V02N0401 Q4 arc: N3_V06N0003 Q0 arc: V00B0000 Q6 arc: V00B0100 Q5 arc: V00T0000 Q0 arc: V01S0000 Q7 arc: V01S0100 Q3 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 1100110000000000 word: SLICEB.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 1100110000000000 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R45C26:PLC2 arc: E1_H02E0001 N3_V06S0003 arc: E1_H02E0101 N3_V06S0103 arc: E1_H02E0201 S1_V02N0201 arc: E3_H06E0003 W3_H06E0303 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 W3_H06E0103 arc: N1_V02N0301 H02W0301 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0501 H06E0303 arc: N1_V02N0601 N1_V01S0000 arc: N1_V02N0701 H06E0203 arc: N3_V06N0003 S1_V02N0301 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S1_V02N0401 arc: N3_V06N0303 S1_V02N0601 arc: S1_V02S0401 H06E0203 arc: S1_V02S0501 H06E0303 arc: S1_V02S0601 H02E0601 arc: S1_V02S0701 H06E0203 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 E3_H06W0203 arc: S3_V06S0303 N1_V01S0100 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0401 W3_H06E0203 arc: W1_H02W0501 N1_V01S0100 arc: W3_H06W0303 E1_H01W0100 arc: B0 V00T0000 arc: B1 Q1 arc: B2 H00L0000 arc: B3 Q3 arc: B4 H00R0000 arc: B5 V01S0000 arc: B6 V00B0000 arc: B7 V00B0100 arc: CLK0 G_HPBX0000 arc: E1_H02E0501 Q5 arc: E1_H02E0701 Q7 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: H00R0000 Q4 arc: H01W0000 Q4 arc: H01W0100 Q0 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q6 arc: S1_V02S0201 Q2 arc: S1_V02S0301 Q1 arc: S3_V06S0003 Q3 arc: V00B0000 Q6 arc: V00B0100 Q7 arc: V00T0000 Q0 arc: V01S0000 Q5 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 1100110000000000 word: SLICEB.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 1100110000000000 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R45C27:PLC2 arc: N1_V02N0001 H02E0001 arc: N1_V02N0101 W3_H06E0103 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0601 E1_H02W0601 arc: N1_V02N0701 E1_H02W0701 arc: N3_V06N0103 S1_V02N0201 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 S1_V02N0501 arc: S1_V02S0201 E1_H01W0000 arc: S1_V02S0701 W1_H02E0701 arc: S3_V06S0003 W3_H06E0003 arc: S3_V06S0203 N1_V01S0000 arc: S3_V06S0303 H06E0303 arc: V00B0100 S1_V02N0301 arc: V01S0100 S3_V06N0303 arc: W1_H02W0001 E1_H02W0501 arc: W1_H02W0301 S3_V06N0003 arc: A5 H02E0501 arc: A7 H02E0701 arc: B0 V00T0000 arc: B1 Q1 arc: B5 V00B0100 arc: B7 V02N0701 arc: C5 E1_H02W0601 arc: C7 E1_H02W0601 arc: CLK0 G_HPBX0000 arc: D5 V02S0601 arc: D7 V02S0601 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H01W0100 F7 arc: MUXCLK0 CLK0 arc: N1_V02N0201 Q0 arc: N1_V02N0301 Q1 arc: V00T0000 Q0 arc: W3_H06W0303 F5 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0001001101011111 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0001001101011111 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000001010 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 1100110000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R45C28:PLC2 arc: E3_H06E0103 W3_H06E0003 arc: E3_H06E0303 W3_H06E0203 arc: H00R0100 S1_V02N0701 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0101 W1_H02E0101 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 H06E0003 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0601 S3_V06N0303 arc: S1_V02S0101 N1_V02S0101 arc: S3_V06S0303 W3_H06E0303 arc: V00B0100 V02N0101 arc: V00T0100 S1_V02N0701 arc: A1 E1_H01E0001 arc: A5 E1_H02W0501 arc: A7 E1_H01W0000 arc: B1 H00R0100 arc: B5 V02N0501 arc: B7 S1_V02N0701 arc: C1 V02S0601 arc: C4 V00T0100 arc: C5 N1_V02S0201 arc: C7 E1_H02W0401 arc: CE1 H00R0100 arc: CLK0 G_HPBX0000 arc: D1 W1_H02E0201 arc: D4 W1_H02E0201 arc: D5 W1_H02E0201 arc: D7 W1_H02E0201 arc: E1_H01E0001 Q2 arc: F1 F1_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H01W0000 F1 arc: M2 V00B0100 arc: MUXCLK1 CLK0 arc: S1_V02S0401 F4 arc: S1_V02S0501 F7 arc: S1_V02S0701 F5 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0101010100111111 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0101010100111111 word: SLICEC.K0.INIT 0000000011110000 word: SLICEC.K1.INIT 0001010100111111 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 .tile R45C29:PLC2 arc: E1_H02E0101 N3_V06S0103 arc: E1_H02E0201 N1_V02S0201 arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0501 N3_V06S0303 arc: E1_H02E0601 S1_V02N0601 arc: E3_H06E0203 V06N0203 arc: H00R0000 V02N0401 arc: H00R0100 V02N0501 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0501 S3_V06N0303 arc: N1_V02N0601 S1_V02N0301 arc: N1_V02N0701 W3_H06E0203 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 N3_V06S0003 arc: S1_V02S0401 W3_H06E0203 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0203 N3_V06S0103 arc: V00B0100 V02N0101 arc: V00T0000 S1_V02N0401 arc: V00T0100 H02W0301 arc: W1_H02W0401 S3_V06N0203 arc: W1_H02W0501 W3_H06E0303 arc: W1_H02W0601 W3_H06E0303 arc: W1_H02W0701 S3_V06N0203 arc: W3_H06W0303 V06N0303 arc: CE1 H00R0000 arc: CE2 H00R0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: E1_H01E0001 Q2 arc: E1_H01E0101 Q6 arc: H01W0000 Q4 arc: M2 V00T0100 arc: M4 V00B0100 arc: M6 V00T0000 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R45C2:PLC2 arc: E1_H02E0101 N1_V01S0100 arc: E1_H02E0201 E3_H06W0103 arc: E1_H02E0301 V02N0301 arc: E1_H02E0701 E1_H01W0100 arc: H00L0000 V02S0001 arc: N1_V02N0001 H02W0001 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0701 E3_H06W0203 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0501 N1_V02S0401 arc: V00B0100 S1_V02N0101 arc: V00T0000 V02N0601 arc: CE0 H00L0000 arc: CLK0 G_HPBX0000 arc: E3_H06E0003 Q0 arc: LSR1 V00B0100 arc: M0 V00T0000 arc: MUXCLK0 CLK0 arc: MUXLSR0 LSR1 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R45C30:PLC2 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0101 S3_V06N0103 arc: E1_H02E0301 V02N0301 arc: E1_H02E0601 S3_V06N0303 arc: H00L0100 H02W0301 arc: H00R0000 V02S0401 arc: N1_V02N0001 V01N0001 arc: N1_V02N0101 H02E0101 arc: N1_V02N0201 E1_H01W0000 arc: N1_V02N0401 N1_V01S0000 arc: N3_V06N0003 S1_V02N0301 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0101 H02W0101 arc: S1_V02S0401 S3_V06N0203 arc: S3_V06S0103 N3_V06S0103 arc: V00B0000 H02W0401 arc: V00B0100 H02E0501 arc: W1_H02W0201 S3_V06N0103 arc: W1_H02W0301 S3_V06N0003 arc: W1_H02W0401 W3_H06E0203 arc: W1_H02W0501 H01E0101 arc: A2 H01E0001 arc: A3 V00T0000 arc: A6 N1_V01N0101 arc: A7 N1_V01N0101 arc: B2 V02S0301 arc: B3 H01W0100 arc: B6 V02N0701 arc: B7 H02W0101 arc: C2 E1_H02W0401 arc: C3 S1_V02N0601 arc: C6 H02E0401 arc: C7 H02E0601 arc: CE0 H00L0100 arc: CE2 H00L0100 arc: CLK0 G_HPBX0000 arc: D2 V00T0100 arc: D3 H00R0000 arc: D6 H02E0201 arc: D7 S1_V02N0401 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0100 F6 arc: M0 V00B0000 arc: M4 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0001 F7 arc: N1_V01N0101 Q4 arc: S1_V02S0201 F2 arc: V00T0000 Q0 arc: V00T0100 F3 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 1001000000000000 word: SLICEB.K1.INIT 1000010000000000 word: SLICED.K0.INIT 1010001011110011 word: SLICED.K1.INIT 1100010011110101 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ .tile R45C31:PLC2 arc: E1_H02E0101 V01N0101 arc: H00L0000 V02N0201 arc: H00L0100 V02S0301 arc: H00R0100 S1_V02N0501 arc: N1_V02N0001 N1_V01S0000 arc: N1_V02N0101 H02E0101 arc: N1_V02N0201 H02W0201 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0401 W1_H02E0401 arc: N1_V02N0601 H02W0601 arc: N3_V06N0303 S1_V02N0601 arc: S3_V06S0203 N3_V06S0103 arc: V00B0000 V02N0001 arc: V00B0100 S1_V02N0101 arc: V00T0000 S1_V02N0401 arc: W1_H02W0101 E1_H01W0100 arc: W1_H02W0301 V01N0101 arc: W1_H02W0401 S3_V06N0203 arc: A1 H00R0000 arc: A6 V02N0101 arc: A7 E1_H01W0000 arc: B1 H01W0100 arc: B6 V00B0000 arc: B7 V00T0000 arc: C1 H00L0100 arc: C6 S1_V02N0201 arc: C7 S1_V02N0201 arc: CE1 V02N0201 arc: CE2 H00L0000 arc: CLK0 G_HPBX0000 arc: D1 H02E0001 arc: D6 H00R0100 arc: D7 V02N0601 arc: E1_H01E0001 F6 arc: F1 F1_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0000 Q4 arc: H01W0000 F7 arc: H01W0100 Q2 arc: M2 H02E0601 arc: M4 V00B0100 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0101 F1 arc: V01S0100 Q4 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1000110000100011 word: SLICED.K0.INIT 1000110000100011 word: SLICED.K1.INIT 1111001101010001 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ .tile R45C32:PLC2 arc: E1_H02E0001 S1_V02N0001 arc: H00L0000 N1_V02S0201 arc: H00L0100 V02N0101 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0401 H06E0203 arc: N1_V02N0701 S1_V02N0601 arc: N3_V06N0003 W3_H06E0003 arc: N3_V06N0103 S1_V02N0101 arc: V00B0100 V02S0101 arc: V00T0100 W1_H02E0301 arc: W1_H02W0401 H01E0001 arc: CE0 H02E0101 arc: CE1 H00L0100 arc: CE2 H00L0000 arc: CE3 H02E0101 arc: CLK0 G_HPBX0000 arc: H01W0000 Q0 arc: H01W0100 Q6 arc: M0 H02W0601 arc: M2 V00B0100 arc: M4 V00T0100 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q4 arc: N1_V01N0101 Q0 arc: N1_V02N0201 Q2 arc: S3_V06S0203 Q4 arc: V00B0000 Q4 arc: W1_H02W0201 Q2 arc: W1_H02W0601 Q4 arc: W3_H06W0203 Q4 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R45C33:PLC2 arc: N1_V02N0001 H02E0001 arc: N1_V02N0601 S1_V02N0601 arc: N3_V06N0003 S1_V02N0301 arc: N3_V06N0303 S1_V02N0501 arc: S1_V02S0301 E1_H01W0100 arc: W1_H02W0301 S3_V06N0003 arc: W1_H02W0601 N1_V01S0000 .tile R45C34:PLC2 arc: H01W0100 W3_H06E0303 arc: N3_V06N0003 S1_V02N0301 arc: N3_V06N0103 W3_H06E0103 .tile R45C36:PLC2 arc: N3_V06N0003 S1_V02N0001 arc: N3_V06N0303 S1_V02N0601 .tile R45C3:PLC2 arc: E1_H02E0201 S1_V02N0201 arc: E1_H02E0401 V02N0401 arc: E1_H02E0501 E1_H01W0100 arc: E1_H02E0701 E3_H06W0203 arc: H00L0000 V02S0201 arc: H00L0100 E1_H02W0301 arc: H00R0000 E1_H02W0401 arc: H00R0100 H02E0701 arc: N1_V02N0001 H02W0001 arc: N1_V02N0101 H06W0103 arc: N1_V02N0301 E3_H06W0003 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0601 S1_V02N0301 arc: N3_V06N0303 S1_V02N0501 arc: S1_V02S0001 H02W0001 arc: S1_V02S0301 N1_V02S0201 arc: S1_V02S0601 N3_V06S0303 arc: S3_V06S0003 E3_H06W0003 arc: S3_V06S0203 H06W0203 arc: S3_V06S0303 E3_H06W0303 arc: V00B0000 V02S0001 arc: V00B0100 S1_V02N0101 arc: V00T0000 W1_H02E0201 arc: V00T0100 V02S0501 arc: W1_H02W0001 E3_H06W0003 arc: A0 E1_H01E0001 arc: A4 H02E0701 arc: A5 N1_V01N0101 arc: B0 N1_V02S0301 arc: B4 V00B0100 arc: B5 N1_V01S0000 arc: C0 V02S0401 arc: C1 H00L0000 arc: C2 H00R0100 arc: C3 H00L0000 arc: C4 V00T0100 arc: C5 V00T0000 arc: CE0 H00L0100 arc: CE1 H00L0100 arc: CLK0 G_HPBX0000 arc: D0 H02W0201 arc: D1 H00R0000 arc: D2 H02W0001 arc: D3 E1_H02W0201 arc: D4 V00B0000 arc: D5 H01W0000 arc: E1_H01E0001 Q1 arc: E1_H01E0101 Q1 arc: E1_H02E0001 F2 arc: E1_H02E0101 Q3 arc: E3_H06E0303 F5 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: H01W0000 F4 arc: H01W0100 Q3 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: N1_V01N0101 F0 arc: S1_V02S0201 F2 arc: S1_V02S0501 F5 arc: V01S0000 Q1 word: SLICEA.K0.INIT 0001010100111111 word: SLICEA.K1.INIT 1111000000000000 word: SLICEB.K0.INIT 1111000000000000 word: SLICEB.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 0000011101110111 word: SLICEC.K1.INIT 1000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ .tile R45C41:PLC2 arc: N3_V06N0203 S1_V02N0701 .tile R45C4:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0001 V02N0001 arc: E1_H02E0101 E1_H01W0100 arc: E1_H02E0201 W1_H02E0201 arc: E1_H02E0301 V02N0301 arc: E1_H02E0401 W1_H02E0101 arc: E1_H02E0501 H01E0101 arc: E1_H02E0601 V06N0303 arc: H00L0000 H02E0001 arc: H00L0100 N1_V02S0301 arc: H00R0000 H02W0601 arc: H00R0100 H02E0701 arc: N1_V02N0201 H02E0201 arc: N1_V02N0401 H06W0203 arc: N1_V02N0501 S1_V02N0501 arc: N1_V02N0701 H02W0701 arc: N3_V06N0203 S1_V02N0701 arc: S1_V02S0101 E1_H01W0100 arc: S1_V02S0501 E1_H02W0501 arc: V00T0000 E1_H02W0201 arc: W1_H02W0001 E3_H06W0003 arc: W1_H02W0201 S3_V06N0103 arc: W1_H02W0501 E3_H06W0303 arc: A1 V02N0701 arc: A3 H00L0100 arc: A4 V00T0100 arc: A5 V00B0000 arc: A6 H02E0501 arc: A7 E1_H01W0000 arc: B1 W1_H02E0301 arc: B3 S1_V02N0101 arc: B4 H02E0101 arc: B5 H00R0000 arc: B6 H02E0101 arc: B7 V01S0000 arc: C1 V02N0401 arc: C2 H02E0401 arc: C3 V02N0401 arc: C4 H01E0001 arc: C5 V02N0201 arc: C6 E1_H02W0601 arc: C7 N1_V02S0001 arc: CE0 H00L0000 arc: CE1 H00L0000 arc: CLK0 G_HPBX0000 arc: D1 V02S0001 arc: D2 H02W0001 arc: D3 V00B0100 arc: D4 V02N0601 arc: D5 V02S0401 arc: D6 H00R0100 arc: D7 V02S0601 arc: E1_H02E0701 F5 arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0100 Q1 arc: LSR0 V00T0000 arc: LSR1 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR1 LSR0 arc: N1_V01N0001 F7 arc: N1_V01N0101 F3 arc: N1_V02N0101 F1 arc: S1_V02S0201 F2 arc: S1_V02S0301 Q3 arc: S3_V06S0103 Q1 arc: S3_V06S0203 F7 arc: V00B0000 F4 arc: V00B0100 F5 arc: V00T0100 Q3 arc: V01S0000 F6 arc: W1_H02W0101 F3 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0100110001101110 word: SLICED.K0.INIT 0000011101110111 word: SLICED.K1.INIT 1000000000000000 word: SLICEB.K0.INIT 0000111111111111 word: SLICEB.K1.INIT 0010101001101110 word: SLICEC.K0.INIT 0000011101110111 word: SLICEC.K1.INIT 1000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ .tile R45C5:PLC2 arc: E1_H02E0001 E3_H06W0003 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0201 V01N0001 arc: E1_H02E0301 S3_V06N0003 arc: E1_H02E0401 V02N0401 arc: E1_H02E0601 N1_V01S0000 arc: E1_H02E0701 E1_H01W0100 arc: E3_H06E0003 N1_V01S0000 arc: H00L0000 S1_V02N0001 arc: H00L0100 H02W0301 arc: H00R0000 V02N0601 arc: H00R0100 N1_V02S0501 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 H01E0001 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0201 E3_H06W0103 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0601 N1_V01S0000 arc: N3_V06N0003 S1_V02N0301 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0001 E1_H01W0000 arc: S1_V02S0301 E1_H02W0301 arc: S1_V02S0601 E3_H06W0303 arc: S3_V06S0203 N1_V01S0000 arc: V00B0100 E1_H02W0501 arc: V00T0000 V02S0401 arc: V00T0100 S1_V02N0501 arc: W1_H02W0001 H01E0001 arc: W1_H02W0201 E1_H02W0701 arc: W1_H02W0301 S3_V06N0003 arc: W1_H02W0701 S3_V06N0203 arc: A0 E1_H01E0001 arc: A1 H00L0100 arc: A3 H02E0501 arc: A5 V02N0101 arc: A6 N1_V01N0101 arc: B0 V00T0000 arc: B1 V02S0301 arc: B3 E1_H02W0301 arc: B5 H02W0301 arc: B6 V02N0501 arc: C0 H02E0401 arc: C1 E1_H02W0401 arc: C3 H00L0000 arc: C5 H02E0601 arc: C6 V02S0001 arc: C7 V00B0100 arc: CE0 V02S0201 arc: CE3 V02S0601 arc: CLK0 G_HPBX0000 arc: D0 V02N0201 arc: D1 H00R0000 arc: D3 H02E0201 arc: D5 S1_V02N0401 arc: D6 H00R0100 arc: D7 V00B0000 arc: E1_H01E0001 Q1 arc: E1_H01E0101 Q1 arc: E1_H02E0501 Q7 arc: E3_H06E0103 Q1 arc: E3_H06E0203 Q7 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F3 arc: H01W0100 Q1 arc: M4 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q7 arc: V00B0000 F4 arc: V01S0000 F0 arc: W1_H02W0401 F4 arc: W1_H02W0601 F6 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0001001101011111 word: SLICEA.K0.INIT 0001010100111111 word: SLICEA.K1.INIT 1000000000000000 word: SLICED.K0.INIT 0001001101011111 word: SLICED.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000010 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 .tile R45C6:PLC2 arc: E1_H02E0001 E3_H06W0003 arc: E1_H02E0201 W1_H02E0701 arc: E1_H02E0301 H01E0101 arc: E1_H02E0401 S3_V06N0203 arc: E1_H02E0601 S1_V02N0601 arc: E1_H02E0701 S1_V02N0701 arc: H00R0000 E1_H02W0601 arc: H00R0100 V02N0701 arc: N1_V02N0001 H06W0003 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0401 H01E0001 arc: N1_V02N0501 H02E0501 arc: N1_V02N0701 N1_V01S0100 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S1_V02N0101 arc: N3_V06N0203 S1_V02N0701 arc: N3_V06N0303 S1_V02N0501 arc: S1_V02S0001 H02E0001 arc: S1_V02S0301 S3_V06N0003 arc: S1_V02S0601 E3_H06W0303 arc: S1_V02S0701 E3_H06W0203 arc: S3_V06S0303 H06E0303 arc: V00B0000 S1_V02N0201 arc: V00B0100 V02N0101 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0301 S3_V06N0003 arc: W1_H02W0501 N1_V01S0100 arc: W1_H02W0601 H01E0001 arc: W3_H06W0103 N1_V01S0100 arc: W3_H06W0203 E3_H06W0103 arc: A0 H02E0501 arc: A4 H02E0701 arc: A5 N1_V02S0301 arc: B0 W1_H02E0101 arc: B1 V00T0000 arc: B2 W1_H02E0301 arc: B3 H02E0101 arc: B4 H02W0301 arc: B5 V00B0100 arc: B7 H02W0101 arc: C0 V02N0401 arc: C1 F4 arc: C2 H00R0100 arc: C3 H02W0601 arc: C4 V02S0201 arc: C5 H02E0401 arc: C7 N1_V02S0001 arc: CE2 E1_H02W0101 arc: CLK0 G_HPBX0000 arc: D0 H00R0000 arc: D1 V02S0001 arc: D2 W1_H02E0001 arc: D3 S1_V02N0001 arc: D4 E1_H01W0100 arc: D5 H00L0100 arc: D7 H02E0201 arc: E1_H01E0001 F2 arc: E1_H01E0101 F3 arc: E1_H02E0101 F1 arc: E3_H06E0203 Q7 arc: E3_H06E0303 Q5 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H00L0100 F1 arc: H01W0000 F7 arc: H01W0100 Q5 arc: LSR0 V00B0000 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR2 LSR0 arc: MUXLSR3 LSR0 arc: N1_V01N0001 F3 arc: N1_V01N0101 F2 arc: V00T0000 F0 arc: V01S0000 F7 arc: V01S0100 F2 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1100110000001111 word: SLICEC.K0.INIT 0001001101011111 word: SLICEC.K1.INIT 0100110001101110 word: SLICEB.K0.INIT 0000000000000011 word: SLICEB.K1.INIT 0011000000000000 word: SLICEA.K0.INIT 0001001101011111 word: SLICEA.K1.INIT 1100000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 .tile R45C7:PLC2 arc: E1_H02E0201 N3_V06S0103 arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0401 V01N0001 arc: E1_H02E0501 S3_V06N0303 arc: E1_H02E0601 S1_V02N0601 arc: E1_H02E0701 W1_H02E0601 arc: H00L0000 H02W0001 arc: H00L0100 W1_H02E0301 arc: H00R0100 V02N0501 arc: H01W0100 E3_H06W0303 arc: N1_V02N0001 E3_H06W0003 arc: N1_V02N0101 H06W0103 arc: N1_V02N0201 H06W0103 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0501 H01E0101 arc: N1_V02N0601 S3_V06N0303 arc: N1_V02N0701 H02W0701 arc: N3_V06N0103 E1_H01W0100 arc: S1_V02S0201 N3_V06S0103 arc: S1_V02S0501 S3_V06N0303 arc: S1_V02S0601 N1_V02S0301 arc: S1_V02S0701 H06W0203 arc: S3_V06S0103 E3_H06W0103 arc: V00B0100 N1_V02S0301 arc: V00T0100 V02N0701 arc: W1_H02W0101 E1_H02W0001 arc: W1_H02W0401 N1_V01S0000 arc: W1_H02W0501 N1_V02S0501 arc: W1_H02W0601 H01E0001 arc: W1_H02W0701 H01E0101 arc: W3_H06W0203 E1_H01W0000 arc: A1 E1_H01E0001 arc: A2 V02S0701 arc: A3 S1_V02N0701 arc: A5 V00B0000 arc: A7 S1_V02N0101 arc: B1 H00R0100 arc: B2 H02E0301 arc: B3 V02N0301 arc: B5 V02N0501 arc: B7 S1_V02N0501 arc: C1 H02E0401 arc: C2 H00L0000 arc: C3 N1_V01S0100 arc: C4 E1_H01E0101 arc: C5 H02E0401 arc: C6 V02S0201 arc: C7 V00T0100 arc: CE0 H00L0100 arc: CE1 H00L0100 arc: CE2 H00L0100 arc: CLK0 G_HPBX0000 arc: D1 V02N0001 arc: D2 H02E0001 arc: D3 V00B0100 arc: D4 V02N0401 arc: D5 H01W0000 arc: D6 V02S0601 arc: D7 H02W0201 arc: E1_H01E0001 F6 arc: E1_H01E0101 Q5 arc: E3_H06E0003 Q3 arc: E3_H06E0303 Q5 arc: F0 F5A_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F7 arc: M0 H02E0601 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0001 Q0 arc: N1_V01N0101 Q3 arc: N3_V06N0203 F4 arc: S3_V06S0003 Q3 arc: V00B0000 F6 arc: V01S0000 F7 arc: V01S0100 Q0 arc: W1_H02W0301 Q3 arc: W3_H06W0103 F2 word: SLICEC.K0.INIT 0000111111110000 word: SLICEC.K1.INIT 1100000011010001 word: SLICEB.K0.INIT 0001001101011111 word: SLICEB.K1.INIT 0100000000000000 word: SLICED.K0.INIT 0000111100000000 word: SLICED.K1.INIT 0000000100110001 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1100000011010001 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 .tile R45C8:PLC2 arc: E1_H02E0101 V02N0101 arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0401 E3_H06W0203 arc: E3_H06E0103 N1_V01S0100 arc: E3_H06E0203 W1_H02E0701 arc: E3_H06E0303 V06N0303 arc: H00L0000 N1_V02S0001 arc: H00L0100 H02W0301 arc: H00R0000 E1_H02W0401 arc: H00R0100 V02S0501 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 H02E0301 arc: N1_V02N0401 H06W0203 arc: N1_V02N0501 H02E0501 arc: N1_V02N0601 H02W0601 arc: N1_V02N0701 S3_V06N0203 arc: N3_V06N0003 E1_H01W0000 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0001 W3_H06E0003 arc: S3_V06S0203 N1_V02S0401 arc: V00B0000 E1_H02W0601 arc: V00B0100 H02W0501 arc: V00T0000 W1_H02E0201 arc: V01S0000 S3_V06N0103 arc: W1_H02W0001 E3_H06W0003 arc: W1_H02W0101 E1_H01W0100 arc: W1_H02W0201 E1_H02W0201 arc: W1_H02W0601 E3_H06W0303 arc: W1_H02W0701 N1_V02S0701 arc: W3_H06W0103 E3_H06W0103 arc: W3_H06W0203 S3_V06N0203 arc: A1 W1_H02E0701 arc: A3 S1_V02N0501 arc: A4 W1_H02E0701 arc: A7 H02E0701 arc: B0 W1_H02E0101 arc: B1 F3 arc: B3 H02W0101 arc: B4 H00L0000 arc: B5 H00R0000 arc: B7 N1_V02S0501 arc: C0 E1_H02W0401 arc: C1 H02E0401 arc: C3 S1_V02N0601 arc: C4 H02E0401 arc: C5 V00T0000 arc: C6 V02S0201 arc: C7 V02S0201 arc: CE0 H00R0100 arc: CE2 V02S0601 arc: CLK0 G_HPBX0000 arc: D0 V00T0100 arc: D1 H02W0201 arc: D3 V00B0100 arc: D4 V00B0000 arc: D5 H00L0100 arc: D6 S1_V02N0401 arc: D7 S1_V02N0401 arc: E1_H01E0001 Q5 arc: E1_H01E0101 F4 arc: E1_H02E0001 F0 arc: E1_H02E0601 F6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H01W0000 Q0 arc: H01W0100 F0 arc: M6 H02W0401 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0001 F5 arc: V00T0100 F1 arc: V01S0100 F5 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1001011101000011 word: SLICEC.K0.INIT 0101100011111101 word: SLICEC.K1.INIT 0000110000111111 word: SLICEA.K0.INIT 0011000000111111 word: SLICEA.K1.INIT 0101100011111101 word: SLICED.K0.INIT 1111111100001111 word: SLICED.K1.INIT 1110000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 .tile R45C9:PLC2 arc: E1_H02E0201 W1_H02E0201 arc: E3_H06E0303 N1_V01S0100 arc: H00L0000 N1_V02S0201 arc: H00L0100 N1_V02S0301 arc: H00R0100 V02N0501 arc: H01W0100 E3_H06W0303 arc: N1_V02N0001 H02E0001 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0201 E3_H06W0103 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0401 H02E0401 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0601 E1_H01W0000 arc: N1_V02N0701 S1_V02N0601 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 V01N0001 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0001 S3_V06N0003 arc: S1_V02S0201 N1_V02S0201 arc: S3_V06S0103 E1_H01W0100 arc: V00B0000 V02N0001 arc: V00B0100 S1_V02N0301 arc: V00T0100 S1_V02N0701 arc: W1_H02W0001 N1_V02S0001 arc: W1_H02W0101 V06S0103 arc: W1_H02W0201 E1_H02W0201 arc: W1_H02W0301 H01E0101 arc: W1_H02W0401 H01E0001 arc: W1_H02W0501 V01N0101 arc: W1_H02W0601 S3_V06N0303 arc: W3_H06W0003 E3_H06W0303 arc: W3_H06W0203 E3_H06W0203 arc: A1 E1_H02W0501 arc: A2 N1_V02S0701 arc: A5 H02W0501 arc: B0 V01N0001 arc: B1 E1_H02W0101 arc: B2 H02W0101 arc: B4 V01S0000 arc: B5 V02S0501 arc: B6 V02S0701 arc: C0 W1_H02E0601 arc: C1 E1_H02W0601 arc: C2 H00L0000 arc: C3 V02S0401 arc: C4 S1_V02N0201 arc: C5 V00T0100 arc: C6 V00T0000 arc: C7 E1_H01E0101 arc: CE0 H00L0100 arc: CE1 H00R0100 arc: CE2 H00L0100 arc: CE3 H02E0101 arc: CLK0 G_HPBX0000 arc: D0 V01S0100 arc: D1 V00B0100 arc: D2 V02S0201 arc: D3 V02N0201 arc: D4 W1_H02E0201 arc: D5 H02W0001 arc: D6 V02N0601 arc: D7 V00B0000 arc: E1_H01E0001 Q0 arc: E1_H01E0101 Q6 arc: E1_H02E0101 F3 arc: E3_H06E0203 F7 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F4 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q2 arc: S1_V02S0401 Q6 arc: S3_V06S0303 Q5 arc: V00T0000 F2 arc: V01S0000 Q5 arc: V01S0100 F1 arc: W3_H06W0303 Q6 word: SLICED.K0.INIT 1100110011110000 word: SLICED.K1.INIT 1111000000000000 word: SLICEB.K0.INIT 1100110011001010 word: SLICEB.K1.INIT 0000111111110000 word: SLICEC.K0.INIT 0011001100001111 word: SLICEC.K1.INIT 1111100010001000 word: SLICEA.K0.INIT 1111001111111111 word: SLICEA.K1.INIT 0000000000000001 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 .tile R47C10:PLC2 arc: E1_H01E0101 E3_H06W0203 arc: E1_H02E0001 E3_H06W0003 arc: E1_H02E0101 W1_H02E0101 arc: E1_H02E0201 V06N0103 arc: E1_H02E0501 E3_H06W0303 arc: E1_H02E0701 N1_V01S0100 arc: E3_H06E0003 H01E0001 arc: E3_H06E0303 W3_H06E0203 arc: H00L0000 V02S0001 arc: H00L0100 S1_V02N0301 arc: H00R0000 H02E0601 arc: H00R0100 H02W0701 arc: N1_V02N0001 E3_H06W0003 arc: N1_V02N0501 W1_H02E0501 arc: N1_V02N0601 S3_V06N0303 arc: N1_V02N0701 H01E0101 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0001 E3_H06W0003 arc: S1_V02S0101 H02E0101 arc: S1_V02S0201 N1_V02S0701 arc: S1_V02S0301 N3_V06S0003 arc: S1_V02S0401 N1_V02S0101 arc: S1_V02S0501 E1_H02W0501 arc: S1_V02S0601 E1_H01W0000 arc: S1_V02S0701 H06E0203 arc: S3_V06S0003 W3_H06E0003 arc: S3_V06S0203 E3_H06W0203 arc: S3_V06S0303 N1_V02S0501 arc: V00B0100 S1_V02N0301 arc: V00T0000 V02S0601 arc: V00T0100 V02S0701 arc: W1_H02W0001 V06N0003 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0201 V02N0201 arc: W1_H02W0301 E3_H06W0003 arc: W1_H02W0401 V02S0401 arc: W1_H02W0601 E1_H02W0601 arc: W1_H02W0701 E1_H02W0601 arc: W3_H06W0003 S3_V06N0003 arc: W3_H06W0103 V01N0101 arc: W3_H06W0203 E3_H06W0203 arc: W3_H06W0303 E1_H01W0100 arc: A1 E1_H02W0701 arc: B1 H00R0100 arc: B2 V01N0001 arc: B4 E1_H02W0301 arc: B6 V02N0501 arc: C1 H00L0000 arc: C2 V02N0401 arc: C4 H02W0601 arc: C6 S1_V02N0001 arc: D1 H02W0201 arc: D2 H00R0000 arc: D3 V00B0100 arc: D4 S1_V02N0601 arc: D5 S1_V02N0401 arc: D6 E1_H02W0201 arc: D7 H00L0100 arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: F6 F5D_SLICE arc: M2 V00T0100 arc: M4 V00T0100 arc: M6 V00T0000 arc: N1_V01N0101 F6 arc: N3_V06N0103 F2 arc: N3_V06N0203 F4 arc: V01S0100 F1 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0001010100111111 word: SLICEC.K0.INIT 0011001100001111 word: SLICEC.K1.INIT 0000000011111111 word: SLICEB.K0.INIT 0011001100001111 word: SLICEB.K1.INIT 0000000011111111 word: SLICED.K0.INIT 1100110011110000 word: SLICED.K1.INIT 1111111100000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 .tile R47C11:PLC2 arc: E1_H02E0201 W3_H06E0103 arc: E1_H02E0301 N1_V02S0301 arc: E1_H02E0401 W3_H06E0203 arc: E1_H02E0601 S1_V02N0601 arc: E1_H02E0701 S1_V02N0701 arc: E3_H06E0003 V06N0003 arc: E3_H06E0303 W3_H06E0303 arc: H00L0000 N1_V02S0001 arc: H00R0100 V02S0701 arc: H01W0100 E3_H06W0303 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0101 H06E0103 arc: N1_V02N0201 E3_H06W0103 arc: N1_V02N0501 W1_H02E0501 arc: N3_V06N0003 V01N0001 arc: N3_V06N0103 V01N0101 arc: N3_V06N0203 E3_H06W0203 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0101 H02W0101 arc: S1_V02S0301 E1_H01W0100 arc: S1_V02S0401 H02W0401 arc: S1_V02S0701 E1_H02W0701 arc: S3_V06S0003 H06E0003 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 W3_H06E0203 arc: V00B0100 V02S0301 arc: V00T0000 H02W0001 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0201 N1_V02S0201 arc: W1_H02W0301 V02N0301 arc: W1_H02W0501 N1_V01S0100 arc: W1_H02W0601 E1_H02W0301 arc: W1_H02W0701 S3_V06N0203 arc: W3_H06W0003 E1_H01W0000 arc: W3_H06W0103 E3_H06W0103 arc: W3_H06W0203 E3_H06W0103 arc: W3_H06W0303 E3_H06W0203 arc: A5 V00B0000 arc: B0 V02N0101 arc: B4 H01E0101 arc: B5 V02N0701 arc: B6 H02E0101 arc: C0 N1_V02S0601 arc: C1 N1_V01N0001 arc: C3 H00R0100 arc: C4 V02N0201 arc: C5 V00B0100 arc: C6 E1_H02W0401 arc: C7 V00T0000 arc: CE0 V02S0201 arc: CE2 H00L0000 arc: CE3 V02S0601 arc: CLK0 G_HPBX0000 arc: D0 H00R0000 arc: D1 V02N0001 arc: D3 V02N0201 arc: D4 V02N0401 arc: D5 H02W0001 arc: D6 H02W0001 arc: D7 V02N0601 arc: E1_H02E0001 Q0 arc: E3_H06E0103 F1 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0000 F6 arc: H01W0000 Q0 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q0 arc: N1_V01N0101 F7 arc: N1_V02N0301 F3 arc: S3_V06S0303 F5 arc: V00B0000 Q4 arc: V01S0100 Q6 arc: W1_H02W0401 Q4 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1111000000000000 word: SLICED.K0.INIT 1111110000110000 word: SLICED.K1.INIT 0000111111110000 word: SLICEA.K0.INIT 1100111111000000 word: SLICEA.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 1111001111000000 word: SLICEC.K1.INIT 0000000000000001 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 .tile R47C12:PLC2 arc: E1_H01E0101 E3_H06W0203 arc: E1_H02E0001 W1_H02E0501 arc: E1_H02E0101 E3_H06W0103 arc: E1_H02E0301 S3_V06N0003 arc: E1_H02E0401 V02S0401 arc: E1_H02E0501 V02N0501 arc: E3_H06E0203 W3_H06E0203 arc: H00L0000 W1_H02E0201 arc: H00R0100 V02N0701 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 E3_H06W0103 arc: N1_V02N0201 H02W0201 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0401 H06W0203 arc: N1_V02N0501 W3_H06E0303 arc: N1_V02N0701 S1_V02N0601 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0101 E1_H02W0101 arc: S1_V02S0201 N3_V06S0103 arc: S1_V02S0301 S3_V06N0003 arc: S1_V02S0401 N1_V02S0401 arc: S1_V02S0701 H02W0701 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 E1_H01W0100 arc: V00B0000 S1_V02N0201 arc: V00B0100 W1_H02E0701 arc: V00T0100 V02N0501 arc: W1_H02W0001 N1_V02S0001 arc: W1_H02W0101 N3_V06S0103 arc: W1_H02W0201 E1_H02W0701 arc: W1_H02W0501 N1_V01S0100 arc: W1_H02W0601 S3_V06N0303 arc: W1_H02W0701 V01N0101 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0103 E3_H06W0103 arc: W3_H06W0203 E3_H06W0203 arc: W3_H06W0303 E3_H06W0303 arc: A0 H02W0701 arc: A1 H02W0701 arc: A2 H02W0701 arc: A3 H02W0701 arc: A4 H02E0701 arc: A5 S1_V02N0301 arc: B0 V02N0301 arc: B1 V02N0301 arc: B2 V02N0301 arc: B3 V02N0301 arc: B4 S1_V02N0701 arc: B5 H00L0000 arc: B6 V02S0701 arc: C0 H00R0100 arc: C1 H00R0100 arc: C2 H00R0100 arc: C3 H00R0100 arc: C4 V02S0201 arc: C5 H02W0601 arc: C6 H02E0601 arc: CLK1 G_HPBX0000 arc: D0 V00T0100 arc: D1 V00T0100 arc: D2 V00T0100 arc: D3 V00T0100 arc: D4 V00B0000 arc: D5 W1_H02E0001 arc: D6 S1_V02N0401 arc: D7 V02N0401 arc: E1_H01E0001 F6 arc: E3_H06E0303 F6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F5D_SLICE arc: H01W0000 Q0 arc: H01W0100 F6 arc: LSR1 H02E0301 arc: M6 V00B0100 arc: MUXCLK0 CLK1 arc: MUXCLK1 CLK1 arc: MUXCLK3 CLK1 arc: N1_V01N0001 Q2 arc: N3_V06N0303 F6 arc: S1_V02S0601 Q6 arc: V01S0000 Q1 arc: V01S0100 F6 arc: W1_H02W0301 Q3 arc: W1_H02W0401 Q6 word: SLICED.K0.INIT 0000111111001100 word: SLICED.K1.INIT 0000000011111111 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK .tile R47C13:PLC2 arc: E1_H02E0101 W1_H02E0001 arc: E1_H02E0201 S1_V02N0201 arc: E1_H02E0401 W1_H02E0401 arc: E1_H02E0601 V02S0601 arc: E1_H02E0701 S1_V02N0701 arc: E3_H06E0003 H01E0001 arc: E3_H06E0203 W3_H06E0103 arc: H00L0000 S1_V02N0001 arc: H00L0100 V02S0101 arc: H00R0000 V02N0601 arc: H00R0100 N1_V02S0701 arc: N1_V02N0001 H02W0001 arc: N1_V02N0101 H02E0101 arc: N1_V02N0401 E3_H06W0203 arc: N1_V02N0501 H01E0101 arc: N1_V02N0601 S3_V06N0303 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S1_V02N0501 arc: S1_V02S0001 H06W0003 arc: S1_V02S0101 H02W0101 arc: S1_V02S0201 H02W0201 arc: S1_V02S0401 S3_V06N0203 arc: S1_V02S0701 N1_V02S0601 arc: S3_V06S0003 E3_H06W0003 arc: S3_V06S0103 E3_H06W0103 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 V02S0201 arc: V00T0100 E1_H02W0101 arc: W1_H02W0201 V02N0201 arc: W1_H02W0301 V01N0101 arc: W1_H02W0401 W3_H06E0203 arc: W1_H02W0601 E3_H06W0303 arc: W1_H02W0701 S1_V02N0701 arc: W3_H06W0003 V01N0001 arc: W3_H06W0203 E3_H06W0203 arc: A1 H02W0501 arc: A7 V02N0101 arc: B0 E1_H01W0100 arc: B1 V00T0000 arc: B2 H00R0100 arc: B3 H01W0100 arc: B4 H00L0000 arc: B6 H02W0301 arc: B7 V01S0000 arc: C0 H02W0401 arc: C1 V02S0601 arc: C2 H02W0601 arc: C3 H02E0401 arc: C4 E1_H02W0401 arc: C6 V02N0001 arc: C7 V02S0201 arc: CLK0 G_HPBX0000 arc: D0 H00R0000 arc: D1 V00T0100 arc: D2 W1_H02E0201 arc: D3 H02E0001 arc: D4 V02N0601 arc: D5 S1_V02N0601 arc: D6 V02N0601 arc: D7 H00L0100 arc: E3_H06E0103 Q2 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0100 F2 arc: LSR0 H02E0301 arc: M4 V00B0000 arc: MUXCLK1 CLK0 arc: MUXLSR1 LSR0 arc: N1_V01N0101 F4 arc: N1_V02N0301 F3 arc: N1_V02N0701 F7 arc: N3_V06N0103 F1 arc: V00T0000 F0 arc: V01S0000 F6 word: SLICED.K0.INIT 1100110011110000 word: SLICED.K1.INIT 0000000010101100 word: SLICEA.K0.INIT 1100110011110000 word: SLICEA.K1.INIT 0000000010101100 word: SLICEB.K0.INIT 1100000011001111 word: SLICEB.K1.INIT 0000000011001111 word: SLICEC.K0.INIT 0000111100110011 word: SLICEC.K1.INIT 0000000011111111 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 .tile R47C14:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0201 N3_V06S0103 arc: E1_H02E0301 N3_V06S0003 arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0701 E1_H01W0100 arc: E3_H06E0103 W3_H06E0003 arc: E3_H06E0203 S3_V06N0203 arc: E3_H06E0303 W3_H06E0303 arc: H00L0000 H02W0001 arc: H00L0100 S1_V02N0301 arc: H00R0000 H02W0601 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 E1_H01W0000 arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0401 N3_V06S0203 arc: N1_V02N0601 E1_H01W0000 arc: N1_V02N0701 H06W0203 arc: N3_V06N0003 E3_H06W0003 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 E3_H06W0003 arc: S1_V02S0101 N3_V06S0103 arc: S1_V02S0201 W3_H06E0103 arc: S1_V02S0301 E1_H02W0301 arc: S1_V02S0401 N1_V02S0101 arc: S1_V02S0501 H06W0303 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 W3_H06E0103 arc: S3_V06S0203 N3_V06S0103 arc: V00B0000 H02W0601 arc: V00B0100 W1_H02E0501 arc: V00T0100 E1_H02W0301 arc: W1_H02W0001 E1_H02W0001 arc: W1_H02W0101 N3_V06S0103 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0401 V01N0001 arc: W1_H02W0501 E1_H02W0501 arc: W1_H02W0601 V02S0601 arc: W1_H02W0701 N1_V02S0701 arc: W3_H06W0303 E1_H02W0601 arc: A0 H02E0701 arc: A1 H02E0701 arc: A2 H02E0701 arc: A3 H02E0701 arc: A4 V00T0100 arc: A5 E1_H02W0701 arc: A7 V02S0101 arc: B0 V00B0000 arc: B1 V00B0000 arc: B2 H00R0000 arc: B3 H00R0000 arc: B4 S1_V02N0701 arc: B5 H00L0000 arc: B6 V00T0000 arc: B7 V01S0000 arc: C0 V02N0601 arc: C1 V02N0601 arc: C2 V02N0601 arc: C3 V02N0601 arc: C4 S1_V02N0201 arc: C5 V02S0201 arc: C6 V02N0001 arc: C7 H02E0601 arc: CLK1 G_HPBX0000 arc: D0 V00B0100 arc: D1 V00B0100 arc: D2 V00B0100 arc: D3 V00B0100 arc: D4 H02W0201 arc: D5 S1_V02N0601 arc: D6 H00L0100 arc: D7 N1_V02S0601 arc: E1_H01E0101 Q1 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0100 Q2 arc: LSR1 H02W0301 arc: MUXCLK0 CLK1 arc: MUXCLK1 CLK1 arc: N1_V02N0501 F7 arc: V00T0000 Q0 arc: V01S0000 F6 arc: W1_H02W0301 Q3 word: SLICED.K0.INIT 1100110011110000 word: SLICED.K1.INIT 0000000010101100 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK .tile R47C15:PLC2 arc: E1_H02E0101 V02N0101 arc: E1_H02E0401 H01E0001 arc: E1_H02E0501 N3_V06S0303 arc: E1_H02E0601 V02N0601 arc: E1_H02E0701 W3_H06E0203 arc: E3_H06E0003 S3_V06N0003 arc: E3_H06E0303 W3_H06E0303 arc: H00L0100 H02W0101 arc: H01W0000 E3_H06W0103 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0301 H01E0101 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0501 H06W0303 arc: N1_V02N0601 H06E0303 arc: N1_V02N0701 V01N0101 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 V01N0101 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0101 W1_H02E0101 arc: S1_V02S0301 N1_V02S0301 arc: S1_V02S0401 E1_H01W0000 arc: S1_V02S0501 E3_H06W0303 arc: S1_V02S0601 H02W0601 arc: S1_V02S0701 W1_H02E0701 arc: S3_V06S0003 W3_H06E0003 arc: S3_V06S0203 E3_H06W0203 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 V02S0201 arc: V00B0100 S1_V02N0301 arc: V00T0000 W1_H02E0201 arc: V00T0100 H02E0301 arc: W1_H02W0001 H01E0001 arc: W1_H02W0101 V06N0103 arc: W1_H02W0201 V02S0201 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0401 V02N0401 arc: W1_H02W0601 V01N0001 arc: W3_H06W0003 E1_H02W0001 arc: W3_H06W0103 E1_H01W0100 arc: W3_H06W0203 E3_H06W0103 arc: W3_H06W0303 E3_H06W0303 arc: A0 W1_H02E0701 arc: A1 W1_H02E0701 arc: A2 W1_H02E0701 arc: A3 W1_H02E0701 arc: A4 N1_V02S0301 arc: A5 V02N0301 arc: B0 V01N0001 arc: B1 V01N0001 arc: B2 V01N0001 arc: B3 V01N0001 arc: B4 V02S0701 arc: B5 V02S0501 arc: B6 H02E0301 arc: C0 V02S0601 arc: C1 V02S0601 arc: C2 V02S0601 arc: C3 V02S0601 arc: C4 V00T0000 arc: C5 H02W0401 arc: C6 W1_H02E0401 arc: C7 V00T0100 arc: CE3 E1_H02W0101 arc: CLK1 G_HPBX0000 arc: D0 S1_V02N0201 arc: D1 S1_V02N0201 arc: D2 S1_V02N0201 arc: D3 S1_V02N0201 arc: D4 V00B0000 arc: D5 H00L0100 arc: D6 H02E0201 arc: D7 N1_V02S0601 arc: E1_H01E0101 Q6 arc: E1_H02E0001 Q0 arc: E1_H02E0301 Q3 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0100 F6 arc: LSR1 V00B0100 arc: MUXCLK0 CLK1 arc: MUXCLK1 CLK1 arc: MUXCLK3 CLK1 arc: N1_V01N0101 F7 arc: S3_V06S0103 Q2 arc: V01S0000 Q1 word: SLICED.K0.INIT 1100110011110000 word: SLICED.K1.INIT 0000111111110000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ .tile R47C16:PLC2 arc: E1_H02E0001 V02N0001 arc: E1_H02E0101 N1_V02S0101 arc: E1_H02E0401 N1_V02S0401 arc: E1_H02E0601 V02S0601 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0103 S3_V06N0103 arc: E3_H06E0203 S3_V06N0203 arc: H00L0100 W1_H02E0101 arc: H00R0000 E1_H02W0601 arc: H00R0100 W1_H02E0701 arc: H01W0000 E3_H06W0103 arc: N1_V02N0001 W3_H06E0003 arc: N1_V02N0101 V01N0101 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0501 H02W0501 arc: N1_V02N0701 S1_V02N0701 arc: N3_V06N0103 S3_V06N0003 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0301 H06E0003 arc: S1_V02S0501 E1_H02W0501 arc: S1_V02S0601 E3_H06W0303 arc: S1_V02S0701 N3_V06S0203 arc: S3_V06S0003 E3_H06W0003 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 E3_H06W0203 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 N1_V02S0201 arc: V00B0100 V02N0301 arc: V00T0000 V02S0601 arc: V00T0100 S1_V02N0501 arc: V01S0000 S3_V06N0103 arc: V01S0100 S3_V06N0303 arc: W1_H02W0001 V06N0003 arc: W1_H02W0101 V02N0101 arc: W1_H02W0301 N1_V02S0301 arc: W1_H02W0401 V02N0401 arc: W1_H02W0501 S1_V02N0501 arc: W1_H02W0701 E1_H02W0701 arc: W3_H06W0203 N3_V06S0203 arc: W3_H06W0303 V06S0303 arc: A3 H00L0100 arc: A7 V00T0100 arc: B0 H02W0301 arc: B2 E1_H01W0100 arc: B3 H00L0000 arc: B4 H01E0101 arc: B6 E1_H02W0301 arc: B7 V02S0701 arc: C0 W1_H02E0401 arc: C2 H02W0601 arc: C3 V02S0601 arc: C4 H02W0401 arc: C5 E1_H01E0101 arc: C6 V02S0201 arc: C7 V00T0000 arc: CE2 H02E0101 arc: CLK0 G_HPBX0000 arc: D0 H02W0201 arc: D1 H00R0000 arc: D2 N1_V02S0201 arc: D3 V02S0001 arc: D4 H00R0100 arc: D5 V02N0601 arc: D6 V00B0000 arc: D7 N1_V02S0601 arc: E1_H01E0101 Q4 arc: E1_H02E0201 F0 arc: F0 F5A_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 F2 arc: H01W0100 Q0 arc: M0 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0101 F6 arc: N3_V06N0003 F3 arc: N3_V06N0203 F7 arc: N3_V06N0303 F5 arc: W1_H02W0601 Q4 arc: W3_H06W0003 F0 word: SLICEC.K0.INIT 1100111111000000 word: SLICEC.K1.INIT 1111000000000000 word: SLICED.K0.INIT 1111000011001100 word: SLICED.K1.INIT 0000000010101100 word: SLICEB.K0.INIT 1111000011001100 word: SLICEB.K1.INIT 0000000010101100 word: SLICEA.K0.INIT 0000110011111100 word: SLICEA.K1.INIT 0000000011111111 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 .tile R47C17:PLC2 arc: E1_H02E0001 N1_V02S0001 arc: E1_H02E0101 E3_H06W0103 arc: E1_H02E0201 V02N0201 arc: E1_H02E0301 V01N0101 arc: E1_H02E0501 W3_H06E0303 arc: E1_H02E0601 W1_H02E0301 arc: E1_H02E0701 S1_V02N0701 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0203 W1_H02E0701 arc: E3_H06E0303 W1_H02E0501 arc: H00L0100 H02W0101 arc: H00R0000 W1_H02E0401 arc: N1_V02N0001 H02E0001 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0501 S1_V02N0401 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 E3_H06W0103 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0101 N1_V02S0101 arc: S1_V02S0201 H02W0201 arc: S1_V02S0401 N1_V02S0101 arc: S1_V02S0701 H06W0203 arc: S3_V06S0003 E3_H06W0003 arc: S3_V06S0103 N1_V01S0100 arc: S3_V06S0203 E3_H06W0203 arc: S3_V06S0303 N1_V01S0100 arc: V00B0000 N1_V02S0201 arc: V00B0100 S1_V02N0301 arc: V00T0000 H02W0201 arc: V01S0100 S3_V06N0303 arc: W1_H02W0001 E1_H02W0001 arc: W1_H02W0101 V02S0101 arc: W1_H02W0201 S3_V06N0103 arc: W1_H02W0301 V02S0301 arc: W1_H02W0401 V01N0001 arc: W1_H02W0501 V06N0303 arc: W1_H02W0601 E1_H01W0000 arc: W3_H06W0103 E3_H06W0103 arc: W3_H06W0203 E1_H02W0701 arc: W3_H06W0303 E3_H06W0303 arc: A0 E1_H02W0501 arc: A1 E1_H02W0501 arc: A2 E1_H02W0501 arc: A3 E1_H02W0501 arc: A4 N1_V02S0101 arc: A5 H02W0701 arc: B0 S1_V02N0101 arc: B1 S1_V02N0101 arc: B2 S1_V02N0101 arc: B3 S1_V02N0101 arc: B4 S1_V02N0701 arc: B5 H00R0000 arc: B6 H02E0101 arc: C0 E1_H02W0601 arc: C1 E1_H02W0601 arc: C2 E1_H02W0601 arc: C3 E1_H02W0601 arc: C4 V00T0000 arc: C5 V02N0201 arc: C6 W1_H02E0601 arc: CLK1 G_HPBX0000 arc: D0 V02N0001 arc: D1 V02N0001 arc: D2 V02N0001 arc: D3 V02N0001 arc: D4 V02N0601 arc: D5 H02W0001 arc: D6 V00B0000 arc: D7 H00L0100 arc: E1_H01E0001 Q0 arc: E1_H01E0101 Q2 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F5D_SLICE arc: H01W0100 Q3 arc: LSR1 V00B0100 arc: M6 H02E0401 arc: MUXCLK0 CLK1 arc: MUXCLK1 CLK1 arc: N1_V02N0101 Q1 arc: N1_V02N0401 F6 word: SLICED.K0.INIT 0000111100110011 word: SLICED.K1.INIT 0000000011111111 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ .tile R47C18:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0001 N1_V02S0001 arc: E1_H02E0101 V02N0101 arc: E1_H02E0201 V02S0201 arc: E1_H02E0501 N1_V02S0501 arc: E1_H02E0601 S3_V06N0303 arc: E3_H06E0203 W3_H06E0203 arc: H00L0100 S1_V02N0301 arc: H00R0000 S1_V02N0601 arc: H00R0100 S1_V02N0501 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0101 E3_H06W0103 arc: N1_V02N0201 W1_H02E0201 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0501 H06W0303 arc: N1_V02N0601 E1_H01W0000 arc: N1_V02N0701 S1_V02N0701 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 H06W0103 arc: N3_V06N0303 H06W0303 arc: S1_V02S0001 S3_V06N0003 arc: S1_V02S0101 H02W0101 arc: S1_V02S0201 N3_V06S0103 arc: S1_V02S0301 H06W0003 arc: S1_V02S0501 H02W0501 arc: S1_V02S0601 H02W0601 arc: S1_V02S0701 H02E0701 arc: S3_V06S0103 N1_V01S0100 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 E3_H06W0303 arc: V00B0000 V02N0201 arc: V00B0100 H02E0701 arc: V00T0000 H02E0201 arc: V00T0100 V02N0701 arc: V01S0000 S3_V06N0103 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0101 V06N0103 arc: W1_H02W0201 N3_V06S0103 arc: W1_H02W0301 H01E0101 arc: W1_H02W0401 E3_H06W0203 arc: W1_H02W0501 E1_H02W0401 arc: W1_H02W0601 N1_V01S0000 arc: W1_H02W0701 V02N0701 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0103 E3_H06W0103 arc: W3_H06W0203 E3_H06W0203 arc: W3_H06W0303 S3_V06N0303 arc: A0 H02W0501 arc: A1 H02W0501 arc: A2 H02W0501 arc: A3 H02W0501 arc: A4 S1_V02N0101 arc: A5 V00T0100 arc: A7 V02N0301 arc: B0 H00R0100 arc: B1 H00R0100 arc: B2 H00R0100 arc: B3 H00R0100 arc: B4 V00B0100 arc: B5 E1_H02W0301 arc: B6 V02N0501 arc: B7 H02W0301 arc: C0 H02W0601 arc: C1 H02W0601 arc: C2 H02W0601 arc: C3 H02W0601 arc: C4 V02S0201 arc: C5 V00T0000 arc: C6 H01E0001 arc: C7 W1_H02E0601 arc: CLK1 G_HPBX0000 arc: D0 H00R0000 arc: D1 H00R0000 arc: D2 H00R0000 arc: D3 H00R0000 arc: D4 H02W0201 arc: D5 H00L0100 arc: D6 N1_V02S0401 arc: D7 N1_V02S0601 arc: E1_H01E0101 F6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q3 arc: LSR1 V00B0000 arc: MUXCLK0 CLK1 arc: MUXCLK1 CLK1 arc: N1_V01N0001 Q2 arc: N1_V02N0301 Q1 arc: N3_V06N0203 F7 arc: V01S0100 Q0 word: SLICED.K0.INIT 1100110011110000 word: SLICED.K1.INIT 0000000010101100 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ .tile R47C19:PLC2 arc: E1_H02E0101 W1_H02E0001 arc: E1_H02E0201 N1_V01S0000 arc: E1_H02E0501 W1_H02E0501 arc: E1_H02E0601 V02N0601 arc: E3_H06E0303 W3_H06E0203 arc: H00L0000 W1_H02E0001 arc: H00L0100 E1_H02W0101 arc: H00R0000 V02N0401 arc: H00R0100 H02W0501 arc: H01W0000 E3_H06W0103 arc: N1_V02N0101 W1_H02E0101 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0501 H02E0501 arc: N1_V02N0701 E3_H06W0203 arc: N3_V06N0003 H01E0001 arc: S1_V02S0201 H02E0201 arc: S1_V02S0401 E1_H02W0401 arc: S1_V02S0501 W1_H02E0501 arc: S1_V02S0601 H02E0601 arc: S1_V02S0701 W1_H02E0701 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 W3_H06E0103 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 E3_H06W0303 arc: V00B0000 H02W0601 arc: V00T0000 H02E0001 arc: V00T0100 E1_H02W0101 arc: V01S0000 N3_V06S0103 arc: W1_H02W0001 E1_H02W0501 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0201 V02S0201 arc: W1_H02W0301 H01E0101 arc: W1_H02W0501 S1_V02N0501 arc: W1_H02W0601 S1_V02N0601 arc: W1_H02W0701 E3_H06W0203 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0203 E3_H06W0103 arc: W3_H06W0303 E1_H02W0501 arc: A3 E1_H01E0001 arc: B3 E1_H01W0100 arc: B4 W1_H02E0301 arc: B7 H02W0101 arc: C0 N1_V02S0401 arc: C1 H00R0100 arc: C3 N1_V01N0001 arc: C4 W1_H02E0601 arc: C6 V00B0100 arc: C7 E1_H01E0101 arc: CE1 H00L0000 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D0 H00R0000 arc: D1 S1_V02N0001 arc: D2 F0 arc: D3 V00T0100 arc: D4 V00B0000 arc: D5 H02W0001 arc: D6 V02S0601 arc: D7 H00L0100 arc: E1_H01E0001 F0 arc: E1_H01E0101 F1 arc: E3_H06E0103 Q2 arc: E3_H06E0203 Q7 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: M2 H02E0601 arc: M4 V00T0000 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F1 arc: N3_V06N0103 Q2 arc: N3_V06N0203 F4 arc: N3_V06N0303 F6 arc: V00B0100 Q7 arc: V01S0100 Q2 arc: W3_H06W0103 Q2 word: SLICED.K0.INIT 0000111111110000 word: SLICED.K1.INIT 1111000011111100 word: SLICEA.K0.INIT 1111000000000000 word: SLICEA.K1.INIT 1111000000000000 word: SLICEB.K0.INIT 1111111100000000 word: SLICEB.K1.INIT 1111101011111110 word: SLICEC.K0.INIT 0000111100110011 word: SLICEC.K1.INIT 0000000011111111 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 .tile R47C20:PLC2 arc: E1_H02E0001 N1_V02S0001 arc: E1_H02E0101 N1_V02S0101 arc: E1_H02E0301 V02N0301 arc: E1_H02E0401 E3_H06W0203 arc: E1_H02E0501 V01N0101 arc: E1_H02E0701 E1_H01W0100 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0103 V06S0103 arc: E3_H06E0203 W3_H06E0103 arc: E3_H06E0303 S3_V06N0303 arc: H00L0000 V02N0201 arc: H00R0000 V02S0601 arc: H00R0100 V02S0701 arc: N1_V02N0101 E3_H06W0103 arc: N1_V02N0201 H06E0103 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0501 S3_V06N0303 arc: N1_V02N0701 W3_H06E0203 arc: N3_V06N0003 E1_H01W0000 arc: N3_V06N0103 H06W0103 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0001 V01N0001 arc: S1_V02S0101 N3_V06S0103 arc: S1_V02S0201 H02W0201 arc: S1_V02S0301 E1_H02W0301 arc: S1_V02S0401 N3_V06S0203 arc: S1_V02S0601 V01N0001 arc: S1_V02S0701 E1_H02W0701 arc: S3_V06S0103 W3_H06E0103 arc: S3_V06S0303 H06E0303 arc: V00B0000 S1_V02N0201 arc: V00T0000 S1_V02N0601 arc: V00T0100 V02S0501 arc: W1_H02W0001 V06N0003 arc: W1_H02W0301 S3_V06N0003 arc: W1_H02W0401 S1_V02N0401 arc: W1_H02W0501 E1_H02W0501 arc: W1_H02W0601 N1_V02S0601 arc: W3_H06W0003 S3_V06N0003 arc: W3_H06W0203 E1_H02W0401 arc: A3 H02W0701 arc: A7 H02W0701 arc: B0 V02S0301 arc: B1 V02S0101 arc: B3 W1_H02E0101 arc: B4 V02N0701 arc: B5 H00L0000 arc: B7 W1_H02E0101 arc: C0 N1_V01S0100 arc: C1 H00L0000 arc: C2 H02W0401 arc: C3 S1_V02N0601 arc: C4 V00T0100 arc: C5 F4 arc: C6 H02W0401 arc: C7 V00T0000 arc: CLK0 G_HPBX0000 arc: D0 V02S0001 arc: D1 V02N0001 arc: D2 H00R0000 arc: D3 H00R0000 arc: D4 H00R0100 arc: D5 V02S0401 arc: D6 V02N0401 arc: D7 V02N0401 arc: E1_H01E0101 F5 arc: E1_H02E0201 F2 arc: E1_H02E0601 F6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H01W0100 F1 arc: LSR0 H02W0301 arc: LSR1 H02W0301 arc: M2 H02E0601 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR2 LSR0 arc: N1_V01N0101 F0 arc: S1_V02S0501 F5 arc: S3_V06S0003 Q0 arc: S3_V06S0203 Q4 arc: V01S0000 F0 arc: V01S0100 F4 arc: W1_H02W0101 F1 word: SLICEC.K0.INIT 1100000011001111 word: SLICEC.K1.INIT 0000000011110011 word: SLICEA.K0.INIT 1100000011001111 word: SLICEA.K1.INIT 0000000011001111 word: SLICED.K0.INIT 1111111100001111 word: SLICED.K1.INIT 1010100000000000 word: SLICEB.K0.INIT 1111111100001111 word: SLICEB.K1.INIT 1010100000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 .tile R47C21:PLC2 arc: E1_H02E0001 W1_H02E0501 arc: E1_H02E0201 E1_H01W0000 arc: E1_H02E0301 V02S0301 arc: E1_H02E0401 S3_V06N0203 arc: E1_H02E0701 V06S0203 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0103 V01N0101 arc: E3_H06E0303 W3_H06E0303 arc: H00L0100 V02S0101 arc: H00R0000 E1_H02W0401 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0701 H06W0203 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 H06E0203 arc: S1_V02S0101 H01E0101 arc: S1_V02S0301 N1_V02S0301 arc: S1_V02S0401 N1_V01S0000 arc: S1_V02S0501 H02W0501 arc: S1_V02S0701 H02W0701 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 S1_V02N0201 arc: V00B0100 V02S0301 arc: V00T0000 V02S0401 arc: W1_H02W0201 E1_H02W0701 arc: W1_H02W0301 S3_V06N0003 arc: W1_H02W0401 N3_V06S0203 arc: W1_H02W0501 S1_V02N0501 arc: W1_H02W0701 N3_V06S0203 arc: W3_H06W0003 E1_H01W0000 arc: W3_H06W0103 E1_H02W0101 arc: W3_H06W0203 E3_H06W0203 arc: W3_H06W0303 E1_H02W0501 arc: A1 H00L0100 arc: A5 H02E0701 arc: A7 V02N0301 arc: B1 V02N0101 arc: B4 H00L0000 arc: B5 V02N0501 arc: B6 H02E0301 arc: B7 V00B0100 arc: C1 V02N0401 arc: C4 H02W0601 arc: C5 N1_V02S0201 arc: C6 E1_H01E0101 arc: C7 V00T0000 arc: CE1 W1_H02E0101 arc: CE2 H00R0000 arc: CE3 H02E0101 arc: CLK0 G_HPBX0000 arc: D1 V02S0001 arc: D4 S1_V02N0601 arc: D5 H02E0001 arc: D6 W1_H02E0201 arc: D7 H02W0201 arc: E1_H01E0101 F7 arc: E3_H06E0203 F7 arc: F1 F1_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: H01W0000 Q6 arc: H01W0100 Q2 arc: M2 V00B0000 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V02N0401 Q4 arc: N3_V06N0303 F5 arc: V01S0000 F6 arc: V01S0100 F6 arc: W1_H02W0101 F1 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000100000011 word: SLICED.K0.INIT 0000110000111111 word: SLICED.K1.INIT 0111000000000000 word: SLICEC.K0.INIT 1100111111000000 word: SLICEC.K1.INIT 1100101010101010 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 .tile R47C22:PLC2 arc: E1_H02E0001 W3_H06E0003 arc: E1_H02E0101 N1_V02S0101 arc: E1_H02E0301 V01N0101 arc: E1_H02E0401 W3_H06E0203 arc: E3_H06E0103 V06S0103 arc: E3_H06E0303 W1_H02E0501 arc: H00R0000 V02S0401 arc: H00R0100 V02N0701 arc: N1_V02N0201 E1_H01W0000 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0401 H02E0401 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0701 E1_H02W0701 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 W3_H06E0103 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0101 W1_H02E0101 arc: S1_V02S0201 W1_H02E0201 arc: S1_V02S0301 N1_V02S0201 arc: S1_V02S0401 N3_V06S0203 arc: S1_V02S0501 H06E0303 arc: S1_V02S0601 W1_H02E0601 arc: S1_V02S0701 H02E0701 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N1_V01S0100 arc: S3_V06S0203 N3_V06S0103 arc: V00B0000 N1_V02S0001 arc: V00T0100 N1_V02S0701 arc: V01S0100 N3_V06S0303 arc: W1_H02W0201 E1_H02W0201 arc: W1_H02W0301 E3_H06W0003 arc: W1_H02W0401 E3_H06W0203 arc: W1_H02W0501 V06S0303 arc: W1_H02W0601 E3_H06W0303 arc: W1_H02W0701 N3_V06S0203 arc: W3_H06W0303 E1_H01W0100 arc: A6 N1_V02S0301 arc: A7 V02S0101 arc: B0 S1_V02N0101 arc: B1 V00T0000 arc: B2 H00R0100 arc: B3 H01W0100 arc: B4 S1_V02N0501 arc: B5 V01S0000 arc: B6 H02E0301 arc: B7 V00B0000 arc: C0 V02N0401 arc: C1 S1_V02N0401 arc: C2 W1_H02E0401 arc: C3 N1_V02S0601 arc: C4 V00T0100 arc: C5 V02N0201 arc: C6 V00B0100 arc: C7 V02N0001 arc: CE0 H00R0000 arc: CE1 H00R0000 arc: CE2 H00R0000 arc: CLK0 G_HPBX0000 arc: D0 S1_V02N0201 arc: D1 H02W0001 arc: D2 S1_V02N0201 arc: D3 H02W0001 arc: D4 H02W0201 arc: D5 H02W0001 arc: D6 E1_H02W0001 arc: D7 H02E0001 arc: E1_H01E0001 F3 arc: E1_H01E0101 F1 arc: E3_H06E0003 F3 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F6 arc: H01W0100 Q2 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0001 F5 arc: N1_V01N0101 F5 arc: S3_V06S0303 F5 arc: V00B0100 F7 arc: V00T0000 Q0 arc: V01S0000 Q4 arc: W3_H06W0003 Q0 arc: W3_H06W0103 Q2 arc: W3_H06W0203 Q4 word: SLICEB.K0.INIT 1100110011110000 word: SLICEB.K1.INIT 1111000011001100 word: SLICEC.K0.INIT 1100110011110000 word: SLICEC.K1.INIT 1111000011001100 word: SLICED.K0.INIT 0111000000000000 word: SLICED.K1.INIT 0001001101011111 word: SLICEA.K0.INIT 1100110011110000 word: SLICEA.K1.INIT 1111000011001100 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 .tile R47C23:PLC2 arc: E1_H02E0001 V06N0003 arc: E1_H02E0101 N3_V06S0103 arc: E1_H02E0201 W1_H02E0201 arc: E3_H06E0103 W3_H06E0003 arc: E3_H06E0203 W3_H06E0203 arc: E3_H06E0303 H01E0101 arc: H00L0100 E1_H02W0301 arc: H00R0100 S1_V02N0701 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0101 E3_H06W0103 arc: N1_V02N0201 H01E0001 arc: N1_V02N0301 H02E0301 arc: N1_V02N0501 H01E0101 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 N1_V02S0501 arc: S1_V02S0101 N3_V06S0103 arc: S1_V02S0201 H06E0103 arc: S1_V02S0401 N1_V02S0101 arc: S1_V02S0601 N3_V06S0303 arc: S1_V02S0701 N1_V02S0701 arc: S3_V06S0203 N3_V06S0203 arc: V00B0100 V02S0301 arc: V00T0100 S1_V02N0701 arc: W1_H02W0001 V06N0003 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0401 V01N0001 arc: W1_H02W0701 V06S0203 arc: W3_H06W0003 E1_H01W0000 arc: W3_H06W0303 S3_V06N0303 arc: B0 S1_V02N0301 arc: B1 V00T0000 arc: B2 H02W0101 arc: B3 H00L0000 arc: B4 V02N0501 arc: B5 H00R0000 arc: B6 V02N0701 arc: B7 V00B0000 arc: C0 E1_H02W0601 arc: C1 H02E0401 arc: C2 H00L0100 arc: C3 N1_V02S0601 arc: C4 V02S0201 arc: C5 V02N0001 arc: C6 E1_H02W0401 arc: C7 N1_V02S0001 arc: CE0 H02E0101 arc: CE1 H02E0101 arc: CE2 H02E0101 arc: CE3 H02E0101 arc: CLK0 G_HPBX0000 arc: D0 V00T0100 arc: D1 V00B0100 arc: D2 V00T0100 arc: D3 V00B0100 arc: D4 H00R0100 arc: D5 V02S0601 arc: D6 H00R0100 arc: D7 V02S0601 arc: E1_H01E0001 F3 arc: E1_H01E0101 F1 arc: E1_H02E0301 F1 arc: E1_H02E0501 F5 arc: E1_H02E0701 F7 arc: E3_H06E0003 F3 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: H00R0000 Q4 arc: H01W0000 F7 arc: H01W0100 Q6 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 F3 arc: N1_V02N0701 F7 arc: N3_V06N0103 F1 arc: S3_V06S0003 Q0 arc: S3_V06S0103 F1 arc: S3_V06S0303 F5 arc: V00B0000 Q6 arc: V00T0000 Q0 arc: V01S0100 Q2 arc: W1_H02W0101 F3 arc: W1_H02W0501 F5 arc: W3_H06W0103 F1 arc: W3_H06W0203 Q4 word: SLICED.K0.INIT 1100110011110000 word: SLICED.K1.INIT 1111000011001100 word: SLICEC.K0.INIT 1100110011110000 word: SLICEC.K1.INIT 1111000011001100 word: SLICEB.K0.INIT 1100110011110000 word: SLICEB.K1.INIT 1111000011001100 word: SLICEA.K0.INIT 1100110011110000 word: SLICEA.K1.INIT 1111000011001100 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 .tile R47C24:PLC2 arc: E1_H02E0201 E3_H06W0103 arc: E1_H02E0301 N1_V02S0301 arc: H00L0000 S1_V02N0001 arc: H00L0100 V02S0301 arc: H00R0100 H02W0701 arc: N1_V02N0001 H01E0001 arc: N1_V02N0301 H01E0101 arc: N1_V02N0401 H01E0001 arc: N1_V02N0501 H02E0501 arc: N1_V02N0701 H02E0701 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0101 N1_V01S0100 arc: S1_V02S0201 H02E0201 arc: S1_V02S0301 N3_V06S0003 arc: S1_V02S0401 E1_H02W0401 arc: S1_V02S0501 S3_V06N0303 arc: S1_V02S0601 E1_H02W0601 arc: S1_V02S0701 H02E0701 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 H01E0001 arc: V00B0100 H02W0501 arc: V00T0100 N1_V02S0501 arc: W1_H02W0001 E1_H02W0001 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0201 E1_H01W0000 arc: W1_H02W0301 E1_H01W0100 arc: B0 V01N0001 arc: B1 V00T0000 arc: B2 V02N0101 arc: B3 H01W0100 arc: B4 V02N0701 arc: B5 H00R0000 arc: B6 V02N0501 arc: B7 V00B0000 arc: C0 S1_V02N0601 arc: C1 H00L0000 arc: C2 H00L0100 arc: C3 V02S0601 arc: C4 V00T0100 arc: C5 V02S0201 arc: C6 N1_V02S0001 arc: C7 V02N0001 arc: CE0 H00R0100 arc: CE1 H00R0100 arc: CE2 H00R0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: D0 V00B0100 arc: D1 H02E0001 arc: D2 V00B0100 arc: D3 H02E0001 arc: D4 S1_V02N0401 arc: D5 H02E0001 arc: D6 S1_V02N0401 arc: D7 H02E0001 arc: E1_H01E0001 F3 arc: E1_H01E0101 F1 arc: E1_H02E0701 F5 arc: E3_H06E0003 F3 arc: E3_H06E0103 F1 arc: E3_H06E0203 F7 arc: E3_H06E0303 F5 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0000 Q4 arc: H01W0000 Q4 arc: H01W0100 Q2 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F5 arc: N1_V01N0101 F7 arc: N1_V02N0101 F1 arc: N3_V06N0103 F1 arc: S3_V06S0003 Q0 arc: S3_V06S0303 F5 arc: V00B0000 Q6 arc: V00T0000 Q0 arc: V01S0000 Q2 arc: V01S0100 F7 arc: W1_H02W0501 F5 arc: W1_H02W0701 F7 arc: W3_H06W0003 F3 arc: W3_H06W0103 F1 arc: W3_H06W0203 F7 arc: W3_H06W0303 Q6 word: SLICEB.K0.INIT 1111000011001100 word: SLICEB.K1.INIT 1111000011001100 word: SLICEC.K0.INIT 1100110011110000 word: SLICEC.K1.INIT 1111000011001100 word: SLICED.K0.INIT 1100110011110000 word: SLICED.K1.INIT 1111000011001100 word: SLICEA.K0.INIT 1111000011001100 word: SLICEA.K1.INIT 1111000011001100 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 .tile R47C25:PLC2 arc: E1_H02E0101 W1_H02E0101 arc: E1_H02E0301 N1_V01S0100 arc: E1_H02E0401 W3_H06E0203 arc: E1_H02E0501 W3_H06E0303 arc: E1_H02E0601 W3_H06E0303 arc: E1_H02E0701 E1_H01W0100 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0203 W1_H02E0701 arc: E3_H06E0303 W1_H02E0501 arc: H00L0000 N1_V02S0201 arc: H00L0100 N1_V02S0301 arc: H00R0000 V02S0601 arc: H00R0100 N1_V02S0501 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0101 H01E0101 arc: N1_V02N0301 W1_H02E0301 arc: N1_V02N0401 H01E0001 arc: N1_V02N0501 W1_H02E0501 arc: N1_V02N0601 H01E0001 arc: N1_V02N0701 H02E0701 arc: N3_V06N0003 H06E0003 arc: N3_V06N0103 S3_V06N0103 arc: S1_V02S0001 H06E0003 arc: S1_V02S0101 N3_V06S0103 arc: S1_V02S0201 H06W0103 arc: S1_V02S0301 N3_V06S0003 arc: S1_V02S0601 E1_H01W0000 arc: S1_V02S0701 H02W0701 arc: S3_V06S0003 E1_H01W0000 arc: S3_V06S0103 W3_H06E0103 arc: S3_V06S0203 H01E0001 arc: S3_V06S0303 H01E0101 arc: V00T0000 V02N0401 arc: V00T0100 N1_V02S0501 arc: W1_H02W0301 V01N0101 arc: W1_H02W0401 V01N0001 arc: W1_H02W0501 S1_V02N0501 arc: W1_H02W0601 V06S0303 arc: W1_H02W0701 V02S0701 arc: A3 H02W0501 arc: A5 E1_H02W0701 arc: B0 S1_V02N0101 arc: B1 H02W0301 arc: B3 H02E0301 arc: B5 H00L0000 arc: B6 H02W0101 arc: B7 V00B0000 arc: C0 V02N0601 arc: C1 S1_V02N0601 arc: C3 H00R0100 arc: C5 V00T0100 arc: C6 V00T0000 arc: C7 S1_V02N0201 arc: CE0 H00L0100 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: D0 V02N0201 arc: D1 W1_H02E0001 arc: D3 H00R0000 arc: D5 V02S0601 arc: D6 N1_V02S0601 arc: D7 W1_H02E0001 arc: E1_H01E0001 F7 arc: E1_H01E0101 Q0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F3 arc: H01W0100 F1 arc: MUXCLK0 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F1 arc: N1_V01N0101 F7 arc: N3_V06N0203 F7 arc: N3_V06N0303 F5 arc: V00B0000 Q6 arc: V01S0100 F1 arc: W3_H06W0003 Q0 arc: W3_H06W0103 F1 arc: W3_H06W0203 F7 arc: W3_H06W0303 Q6 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0001010100111111 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0001010100111111 word: SLICED.K0.INIT 1111000011001100 word: SLICED.K1.INIT 1111000011001100 word: SLICEA.K0.INIT 1100110011110000 word: SLICEA.K1.INIT 1111000011001100 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 .tile R47C26:PLC2 arc: E1_H02E0001 W3_H06E0003 arc: E1_H02E0201 V02N0201 arc: E1_H02E0301 W1_H02E0201 arc: E1_H02E0401 N3_V06S0203 arc: E1_H02E0501 S1_V02N0501 arc: E1_H02E0701 S1_V02N0701 arc: E3_H06E0003 H01E0001 arc: E3_H06E0203 W3_H06E0203 arc: E3_H06E0303 W3_H06E0303 arc: H00L0000 V02S0001 arc: H00L0100 V02N0301 arc: H00R0000 N1_V02S0401 arc: H00R0100 N1_V02S0501 arc: N1_V01N0001 N3_V06S0003 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0601 W3_H06E0303 arc: N3_V06N0003 H06E0003 arc: N3_V06N0103 S1_V02N0101 arc: N3_V06N0303 H06E0303 arc: S1_V02S0001 N1_V02S0501 arc: S1_V02S0201 N1_V02S0701 arc: S1_V02S0301 N1_V02S0201 arc: S1_V02S0401 N3_V06S0203 arc: S1_V02S0501 N1_V02S0401 arc: S1_V02S0601 H02E0601 arc: S3_V06S0203 H01E0001 arc: S3_V06S0303 H06E0303 arc: V00B0000 H02W0401 arc: V00B0100 H02E0501 arc: V00T0000 H02W0001 arc: V00T0100 S1_V02N0501 arc: V01S0100 N3_V06S0303 arc: W1_H02W0001 V01N0001 arc: W1_H02W0101 V06S0103 arc: W1_H02W0301 H01E0101 arc: W1_H02W0401 S1_V02N0401 arc: W1_H02W0601 V06S0303 arc: W1_H02W0701 N3_V06S0203 arc: W3_H06W0203 E1_H02W0401 arc: A1 H00L0100 arc: A4 V00T0000 arc: A5 E1_H02W0701 arc: A6 H02E0701 arc: A7 E1_H01W0000 arc: B1 N1_V02S0301 arc: B2 H02E0301 arc: B4 V02N0701 arc: B5 V02S0501 arc: B6 E1_H02W0301 arc: B7 V02S0701 arc: C1 H00R0100 arc: C2 H00L0000 arc: C4 E1_H02W0601 arc: C5 H02W0601 arc: C6 E1_H02W0601 arc: C7 H02W0601 arc: CE1 H02W0101 arc: CE2 H00R0000 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: D1 V00B0100 arc: D2 H02W0201 arc: D3 S1_V02N0201 arc: D4 S1_V02N0401 arc: D5 N1_V02S0601 arc: D6 S1_V02N0401 arc: D7 V00B0000 arc: E1_H01E0001 Q5 arc: E1_H01E0101 F4 arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q2 arc: H01W0100 Q7 arc: LSR0 H02W0501 arc: LSR1 H02W0501 arc: M2 V00T0100 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR1 LSR0 arc: MUXLSR2 LSR1 arc: MUXLSR3 LSR0 arc: N1_V02N0001 Q2 arc: N1_V02N0501 Q5 arc: S3_V06S0103 Q2 arc: V01S0000 F6 arc: W1_H02W0501 Q7 arc: W3_H06W0103 F1 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0001010100111111 word: SLICED.K0.INIT 0011001101011111 word: SLICED.K1.INIT 0010101001101110 word: SLICEC.K0.INIT 0011001101011111 word: SLICEC.K1.INIT 0010101001101110 word: SLICEB.K0.INIT 1100000011111111 word: SLICEB.K1.INIT 1111111100000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 .tile R47C27:PLC2 arc: E1_H02E0101 N3_V06S0103 arc: E1_H02E0201 S1_V02N0201 arc: E1_H02E0401 N3_V06S0203 arc: E1_H02E0601 W3_H06E0303 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0103 S3_V06N0103 arc: H00L0000 S1_V02N0001 arc: H00R0000 E1_H02W0401 arc: H00R0100 H02E0701 arc: H01W0000 W3_H06E0103 arc: N1_V02N0001 H02W0001 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0201 H06E0103 arc: N1_V02N0401 W1_H02E0401 arc: N1_V02N0501 H06E0303 arc: N1_V02N0601 W1_H02E0601 arc: N3_V06N0003 S1_V02N0301 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 H06E0203 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0001 H02E0001 arc: S1_V02S0201 N1_V01S0000 arc: S1_V02S0501 S3_V06N0303 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 H01E0101 arc: V00B0000 H02E0401 arc: V00B0100 H02E0501 arc: V00T0000 V02S0601 arc: V00T0100 S1_V02N0701 arc: W1_H02W0001 H01E0001 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0201 N1_V02S0201 arc: W1_H02W0401 W3_H06E0203 arc: W1_H02W0501 S3_V06N0303 arc: W1_H02W0601 V02S0601 arc: A0 V02S0701 arc: A1 H02W0501 arc: A2 H00L0100 arc: A3 V02S0501 arc: A6 V02N0101 arc: A7 V02N0301 arc: B0 V02S0301 arc: B1 V00B0000 arc: B2 E1_H02W0301 arc: B3 W1_H02E0101 arc: B4 V02N0701 arc: B6 H02W0101 arc: B7 W1_H02E0101 arc: C0 H02W0601 arc: C1 V02S0601 arc: C2 H02W0601 arc: C3 V02S0601 arc: C4 V02S0001 arc: C6 H02W0601 arc: C7 V00T0000 arc: CE0 V02S0201 arc: CE1 V02S0201 arc: CE2 H00L0000 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: D0 V00T0100 arc: D1 H02E0201 arc: D2 V00T0100 arc: D3 H02W0201 arc: D4 F2 arc: D5 V02N0601 arc: D6 H00R0100 arc: D7 V02S0401 arc: E1_H01E0001 F6 arc: E1_H01E0101 Q4 arc: E1_H02E0001 F0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 Q3 arc: LSR0 H02E0301 arc: LSR1 H02E0301 arc: M4 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR0 arc: MUXLSR1 LSR1 arc: MUXLSR2 LSR1 arc: MUXLSR3 LSR0 arc: N1_V01N0101 Q1 arc: N1_V02N0301 Q3 arc: V01S0100 Q7 arc: W1_H02W0701 Q7 arc: W3_H06W0203 Q4 word: SLICED.K0.INIT 0011001101011111 word: SLICED.K1.INIT 0010101001101110 word: SLICEB.K0.INIT 0011001101011111 word: SLICEB.K1.INIT 0010101001101110 word: SLICEA.K0.INIT 0011001101011111 word: SLICEA.K1.INIT 0010101001101110 word: SLICEC.K0.INIT 1100000011111111 word: SLICEC.K1.INIT 1111111100000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 .tile R47C28:PLC2 arc: E1_H02E0001 V02N0001 arc: E1_H02E0401 S3_V06N0203 arc: E1_H02E0601 V02N0601 arc: E3_H06E0003 W3_H06E0003 arc: H00L0000 S1_V02N0201 arc: H00L0100 V02N0101 arc: H00R0000 H02E0601 arc: H00R0100 N1_V02S0501 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0601 S1_V02N0301 arc: N1_V02N0701 S1_V02N0601 arc: N3_V06N0003 W3_H06E0003 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 H06E0303 arc: S1_V02S0101 H06E0103 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0301 H01E0101 arc: S1_V02S0601 H01E0001 arc: V00B0000 V02S0001 arc: V00B0100 N1_V02S0101 arc: V00T0000 V02N0401 arc: V00T0100 N1_V02S0701 arc: W1_H02W0001 W3_H06E0003 arc: W1_H02W0101 E1_H02W0001 arc: W1_H02W0201 W3_H06E0103 arc: W1_H02W0301 E1_H01W0100 arc: W1_H02W0501 W3_H06E0303 arc: W1_H02W0601 S1_V02N0601 arc: W1_H02W0701 V02N0701 arc: W3_H06W0303 V06S0303 arc: B0 V00B0000 arc: B2 H00R0000 arc: B4 H02E0101 arc: B6 V02S0701 arc: C0 N1_V02S0401 arc: C2 N1_V02S0401 arc: C4 S1_V02N0001 arc: C6 S1_V02N0001 arc: CE0 S1_V02N0201 arc: CE1 S1_V02N0201 arc: CE2 H00L0000 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D0 V00B0100 arc: D1 H02W0001 arc: D2 V00T0100 arc: D3 V02N0201 arc: D4 H02E0001 arc: D5 S1_V02N0401 arc: D6 H00R0100 arc: D7 H00L0100 arc: F0 F5A_SLICE arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: F6 F5D_SLICE arc: LSR0 W1_H02E0301 arc: LSR1 W1_H02E0301 arc: M0 V00T0000 arc: M2 V00T0000 arc: M4 V00T0000 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR1 LSR0 arc: MUXLSR2 LSR1 arc: MUXLSR3 LSR0 arc: S1_V02S0001 Q0 arc: S1_V02S0401 Q4 arc: S3_V06S0003 Q0 arc: S3_V06S0103 Q2 arc: S3_V06S0203 Q4 arc: S3_V06S0303 Q6 arc: W1_H02W0401 Q6 arc: W3_H06W0003 Q0 arc: W3_H06W0103 Q2 arc: W3_H06W0203 Q4 word: SLICED.K0.INIT 1100000011111111 word: SLICED.K1.INIT 1111111100000000 word: SLICEC.K0.INIT 1100000011111111 word: SLICEC.K1.INIT 1111111100000000 word: SLICEB.K0.INIT 1100000011111111 word: SLICEB.K1.INIT 1111111100000000 word: SLICEA.K0.INIT 1100000011111111 word: SLICEA.K1.INIT 1111111100000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 .tile R47C29:PLC2 arc: E1_H02E0301 V02S0301 arc: E1_H02E0601 W3_H06E0303 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0103 W3_H06E0003 arc: E3_H06E0203 W3_H06E0203 arc: H00R0000 S1_V02N0601 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 E1_H01W0000 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0201 W3_H06E0103 arc: N1_V02N0301 E1_H01W0100 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0501 W3_H06E0303 arc: N1_V02N0601 S1_V02N0301 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0301 V01N0101 arc: S1_V02S0401 W1_H02E0401 arc: S3_V06S0003 N1_V02S0001 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 H06E0203 arc: S3_V06S0303 W3_H06E0303 arc: V00B0000 V02N0201 arc: V00T0000 W1_H02E0201 arc: V00T0100 S1_V02N0701 arc: W1_H02W0001 V02N0001 arc: W1_H02W0301 V02N0301 arc: W1_H02W0401 N1_V02S0401 arc: W3_H06W0103 S3_V06N0103 arc: CE0 H00R0000 arc: CE1 H00R0000 arc: CE2 S1_V02N0601 arc: CE3 S1_V02N0601 arc: CLK0 G_HPBX0000 arc: E1_H01E0001 Q2 arc: H01W0100 Q6 arc: M0 V00T0100 arc: M2 H02E0601 arc: M4 V00B0000 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q4 arc: V01S0100 Q0 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R47C2:PLC2 arc: E1_H02E0501 N1_V02S0501 arc: E3_H06E0303 V06S0303 arc: N1_V02N0101 N3_V06S0103 .tile R47C30:PLC2 arc: E1_H02E0301 N1_V01S0100 arc: E1_H02E0401 N1_V02S0401 arc: E1_H02E0501 S3_V06N0303 arc: E1_H02E0601 V02N0601 arc: E1_H02E0701 W3_H06E0203 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0203 W3_H06E0203 arc: E3_H06E0303 W3_H06E0303 arc: H00L0100 V02N0301 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0201 W3_H06E0103 arc: N1_V02N0301 W3_H06E0003 arc: N1_V02N0401 W1_H02E0401 arc: N1_V02N0501 W3_H06E0303 arc: N1_V02N0601 S1_V02N0301 arc: N1_V02N0701 W3_H06E0203 arc: N3_V06N0203 S3_V06N0203 arc: S3_V06S0003 W3_H06E0003 arc: S3_V06S0103 W3_H06E0103 arc: S3_V06S0203 W3_H06E0203 arc: V00B0000 N1_V02S0201 arc: V00B0100 V02S0101 arc: V00T0000 V02S0601 arc: V00T0100 V02S0501 arc: W1_H02W0001 H01E0001 arc: W3_H06W0103 S3_V06N0103 arc: A2 V01N0101 arc: A4 S1_V02N0101 arc: A5 N1_V01N0101 arc: A6 E1_H02W0701 arc: A7 H00R0000 arc: B2 N1_V02S0101 arc: B4 V00B0100 arc: B5 S1_V02N0701 arc: B6 S1_V02N0501 arc: B7 H02E0301 arc: C2 W1_H02E0401 arc: C4 S1_V02N0201 arc: C5 V02N0001 arc: C6 E1_H01E0101 arc: C7 V00T0000 arc: CE0 H00L0100 arc: CLK0 G_HPBX0000 arc: D2 S1_V02N0201 arc: D4 W1_H02E0001 arc: D5 V00B0000 arc: D6 E1_H02W0201 arc: D7 V01N0001 arc: E1_H01E0101 F7 arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0000 Q6 arc: H01W0000 F5 arc: H01W0100 Q6 arc: LSR0 V00T0100 arc: LSR1 V00T0100 arc: M0 E1_H02W0601 arc: M2 H02W0601 arc: MUXCLK0 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR0 arc: MUXLSR3 LSR1 arc: N1_V01N0101 F4 arc: N3_V06N0003 Q0 arc: N3_V06N0303 Q6 arc: S1_V02S0201 Q0 arc: S1_V02S0401 Q6 arc: S3_V06S0303 Q6 arc: V01S0000 F2 arc: W1_H02W0201 Q0 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 1111111111110100 word: SLICED.K1.INIT 0000111010101010 word: SLICEC.K0.INIT 1100010011110101 word: SLICEC.K1.INIT 1000000000000000 word: SLICEB.K0.INIT 1010001011110011 word: SLICEB.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R47C31:PLC2 arc: E1_H02E0001 V02N0001 arc: E1_H02E0701 W1_H02E0601 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0203 W3_H06E0203 arc: H00R0000 H02W0401 arc: H00R0100 V02S0701 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 H06E0003 arc: N1_V02N0501 H02E0501 arc: N1_V02N0601 W3_H06E0303 arc: N1_V02N0701 W3_H06E0203 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0401 W3_H06E0203 arc: S3_V06S0003 H06E0003 arc: V00B0000 S1_V02N0201 arc: V00T0000 V02N0601 arc: W1_H02W0601 V06S0303 arc: CE0 H00R0000 arc: CE1 H00R0100 arc: CE2 H00R0100 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: E1_H01E0001 Q0 arc: M0 V00T0000 arc: M2 V00B0000 arc: M4 V00T0000 arc: M6 H02E0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q2 arc: N1_V01N0101 Q6 arc: N1_V02N0401 Q4 arc: N3_V06N0303 Q6 arc: V01S0100 Q4 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R47C32:PLC2 arc: E1_H02E0001 W3_H06E0003 arc: E1_H02E0601 N1_V01S0000 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0103 W3_H06E0003 arc: E3_H06E0303 W3_H06E0303 arc: H00L0000 V02N0201 arc: H00L0100 V02S0101 arc: H00R0000 W1_H02E0601 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0101 H06E0103 arc: N1_V02N0301 W3_H06E0003 arc: N1_V02N0601 W3_H06E0303 arc: N1_V02N0701 W1_H02E0701 arc: N3_V06N0003 H06E0003 arc: S1_V02S0201 N1_V01S0000 arc: S1_V02S0601 N1_V01S0000 arc: S3_V06S0003 W3_H06E0003 arc: S3_V06S0103 H06E0103 arc: V00B0100 W1_H02E0501 arc: V00T0000 S1_V02N0601 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0401 N1_V01S0000 arc: W1_H02W0601 V02N0601 arc: W1_H02W0701 S1_V02N0701 arc: A0 H01E0001 arc: A1 H01E0001 arc: A7 H00L0000 arc: B0 E1_H01W0100 arc: B1 V01N0001 arc: B7 S1_V02N0501 arc: C0 E1_H01W0000 arc: C1 E1_H01W0000 arc: C7 V02N0001 arc: CE2 H00L0100 arc: CLK0 G_HPBX0000 arc: D0 H00R0000 arc: D1 V00B0100 arc: D7 H02E0001 arc: E1_H01E0001 F0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F6 F5D_SLICE arc: LSR1 W1_H02E0301 arc: M4 V00T0000 arc: M6 V00B0000 arc: MUXCLK2 CLK0 arc: MUXLSR2 LSR1 arc: N1_V01N0001 F1 arc: V00B0000 Q4 arc: V01S0100 F6 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 1100010000110001 word: SLICEA.K1.INIT 1000110000100011 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1000010000100001 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 .tile R47C33:PLC2 arc: E1_H02E0701 W1_H02E0701 arc: E3_H06E0203 W1_H02E0701 arc: H00R0000 H02E0601 arc: H01W0000 W3_H06E0103 arc: N1_V02N0101 H06E0103 arc: N1_V02N0301 H06E0003 arc: N1_V02N0501 H06E0303 arc: N1_V02N0601 H01E0001 arc: N3_V06N0003 W3_H06E0003 arc: N3_V06N0203 H06E0203 arc: S3_V06S0003 H06E0003 arc: S3_V06S0103 H06E0103 arc: V00B0000 V02N0201 arc: W1_H02W0201 W3_H06E0103 arc: CE2 H00R0000 arc: CLK0 G_HPBX0000 arc: H01W0100 Q4 arc: M4 V00B0000 arc: MUXCLK2 CLK0 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R47C34:PLC2 arc: E3_H06E0003 W1_H02E0001 arc: N1_V02N0101 H02W0101 arc: N1_V02N0301 W3_H06E0003 arc: N1_V02N0401 H06E0203 arc: N1_V02N0701 H02E0701 arc: N3_V06N0003 H06E0003 arc: S3_V06S0003 W3_H06E0003 arc: S3_V06S0203 H06E0203 .tile R47C35:PLC2 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0203 W3_H06E0103 arc: N1_V02N0101 H06E0103 arc: N1_V02N0401 W3_H06E0203 arc: N3_V06N0003 W3_H06E0003 arc: N3_V06N0103 W3_H06E0103 arc: N3_V06N0303 H06E0303 arc: W1_H02W0101 W3_H06E0103 .tile R47C36:PLC2 arc: E1_H01E0101 W3_H06E0203 arc: E1_H02E0101 W3_H06E0103 arc: E1_H02E0601 W3_H06E0303 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0103 W3_H06E0003 arc: E3_H06E0303 W3_H06E0203 arc: N1_V02N0001 W3_H06E0003 arc: N1_V02N0101 W3_H06E0103 arc: N1_V02N0301 H02W0301 arc: N1_V02N0601 W3_H06E0303 arc: N1_V02N0701 H02W0701 arc: N3_V06N0203 W3_H06E0203 .tile R47C37:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: E1_H01E0101 W3_H06E0203 arc: E3_H06E0003 W3_H06E0003 arc: N1_V02N0001 H06E0003 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 H06E0003 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0501 H01E0101 arc: N1_V02N0701 S1_V02N0701 arc: N3_V06N0003 W3_H06E0003 arc: W1_H02W0301 W3_H06E0003 arc: W1_H02W0701 W3_H06E0203 .tile R47C38:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: E3_H06E0303 W3_H06E0303 arc: N1_V02N0101 W1_H02E0101 arc: N1_V02N0201 H01E0001 arc: N1_V02N0401 H06E0203 arc: N1_V02N0501 H01E0101 arc: N1_V02N0601 W1_H02E0601 arc: N1_V02N0701 H06E0203 arc: N3_V06N0303 W3_H06E0303 .tile R47C39:PLC2 arc: N1_V02N0201 H01E0001 arc: N1_V02N0701 W3_H06E0203 arc: N3_V06N0003 H06E0003 arc: N3_V06N0103 H06E0103 arc: N3_V06N0303 H06E0303 arc: W1_H02W0201 H01E0001 .tile R47C3:PLC2 arc: E1_H02E0001 E3_H06W0003 arc: E1_H02E0501 S3_V06N0303 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0501 E3_H06W0303 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 E3_H06W0103 arc: N3_V06N0203 E3_H06W0203 arc: V00B0000 S1_V02N0001 arc: V00B0100 H02E0501 arc: V00T0000 N1_V02S0601 arc: V00T0100 N1_V02S0501 arc: A1 V02S0501 arc: A2 E1_H02W0701 arc: A7 N1_V02S0301 arc: B1 S1_V02N0101 arc: B2 H00R0100 arc: B3 H00L0000 arc: B7 V02S0701 arc: C1 V02S0401 arc: C2 H00L0100 arc: C3 S1_V02N0401 arc: C7 V00T0000 arc: CE0 N1_V02S0201 arc: CE3 S1_V02N0601 arc: CLK0 G_HPBX0000 arc: D1 V00T0100 arc: D2 N1_V02S0001 arc: D3 V00B0100 arc: D7 E1_H02W0001 arc: E1_H02E0101 Q1 arc: E1_H02E0201 Q2 arc: E1_H02E0701 Q7 arc: E3_H06E0203 Q7 arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: H00L0100 F3 arc: H00R0100 F7 arc: LSR0 V00B0000 arc: LSR1 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR0 arc: MUXLSR1 LSR0 arc: MUXLSR3 LSR1 arc: N1_V02N0101 Q1 arc: N1_V02N0301 F1 arc: S3_V06S0103 Q1 arc: V01S0000 F1 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0111000001111010 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0010101001101110 word: SLICEB.K0.INIT 1101100011110000 word: SLICEB.K1.INIT 0000000011111100 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET SET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A1MUX 1 .tile R47C40:PLC2 arc: N3_V06N0003 H06E0003 .tile R47C41:PLC2 arc: N1_V02N0701 W3_H06E0203 arc: N3_V06N0003 W3_H06E0003 arc: N3_V06N0303 H06E0303 .tile R47C42:PLC2 arc: N3_V06N0003 W3_H06E0003 arc: N3_V06N0103 W3_H06E0103 arc: N3_V06N0303 W3_H06E0303 .tile R47C43:PLC2 arc: N3_V06N0003 W3_H06E0003 .tile R47C44:PLC2 arc: N3_V06N0303 W3_H06E0303 .tile R47C4:PLC2 arc: E1_H01E0101 E3_H06W0203 arc: E1_H02E0001 V06S0003 arc: E1_H02E0101 E1_H01W0100 arc: E1_H02E0301 V06S0003 arc: E1_H02E0401 V06N0203 arc: E1_H02E0501 E3_H06W0303 arc: E1_H02E0701 E1_H01W0100 arc: E3_H06E0203 V06S0203 arc: H00L0000 H02E0201 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0501 H02E0501 arc: N1_V02N0701 E1_H02W0701 arc: V00B0000 N1_V02S0201 arc: V00B0100 N1_V02S0301 arc: V00T0000 V02S0401 arc: V00T0100 N1_V02S0501 arc: A2 H02E0701 arc: A5 N1_V01N0101 arc: A7 N1_V02S0101 arc: B2 H00L0000 arc: B3 H01W0100 arc: B5 H02E0101 arc: B7 H02W0301 arc: C2 H02W0401 arc: C3 H00R0100 arc: C5 V00B0100 arc: C7 V02N0201 arc: CLK0 G_HPBX0000 arc: D2 H02W0201 arc: D3 V02S0001 arc: D5 S1_V02N0401 arc: D7 V02S0601 arc: E1_H01E0001 F3 arc: E3_H06E0003 F3 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F7 F7_SLICE arc: H00R0100 F7 arc: H01W0100 F2 arc: LSR0 V00B0000 arc: M0 V00T0000 arc: M4 V00T0100 arc: MUXCLK0 CLK0 arc: MUXLSR0 LSR0 arc: N1_V01N0001 Q0 arc: N1_V01N0101 Q0 arc: S1_V02S0601 F4 arc: S3_V06S0203 F4 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0001010100111111 word: SLICEB.K0.INIT 0001010100111111 word: SLICEB.K1.INIT 1100000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1110110010100000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 .tile R47C5:PLC2 arc: E1_H02E0001 W1_H02E0001 arc: E1_H02E0101 H01E0101 arc: E1_H02E0301 E3_H06W0003 arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0601 V02S0601 arc: E3_H06E0303 V06S0303 arc: H00L0100 V02S0301 arc: H00R0100 E1_H02W0701 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0401 H02E0401 arc: N1_V02N0501 E1_H02W0501 arc: N3_V06N0103 E3_H06W0103 arc: N3_V06N0303 E3_H06W0303 arc: S1_V02S0001 H02W0001 arc: S1_V02S0101 H02W0101 arc: S1_V02S0201 H02W0201 arc: V00B0000 H02W0401 arc: V00B0100 H02W0501 arc: V00T0100 V02N0501 arc: W1_H02W0001 H01E0001 arc: W1_H02W0201 E1_H02W0201 arc: W1_H02W0301 N1_V02S0301 arc: W1_H02W0401 V06S0203 arc: W1_H02W0701 V06S0203 arc: A3 S1_V02N0501 arc: A6 H02E0701 arc: B0 H02W0301 arc: B3 V02N0301 arc: B4 H01E0101 arc: B6 V00B0100 arc: B7 V02S0501 arc: C0 V02S0401 arc: C2 V02N0401 arc: C3 V02N0401 arc: C4 E1_H01E0101 arc: C5 V02N0201 arc: C6 S1_V02N0201 arc: C7 E1_H02W0401 arc: CE2 S1_V02N0601 arc: CE3 S1_V02N0601 arc: CLK0 G_HPBX0000 arc: D0 W1_H02E0001 arc: D1 N1_V02S0001 arc: D2 V00T0100 arc: D3 V00T0100 arc: D4 E1_H01W0100 arc: D5 H00R0100 arc: D6 H00L0100 arc: D7 H01W0000 arc: E1_H01E0001 F6 arc: E1_H01E0101 F0 arc: E3_H06E0103 F2 arc: E3_H06E0203 Q4 arc: F0 F5A_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F4 arc: H01W0100 Q7 arc: M0 H02W0601 arc: M2 V00B0000 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F5 arc: N3_V06N0203 Q7 arc: S3_V06S0203 Q4 arc: V01S0000 Q4 arc: V01S0100 Q7 word: SLICED.K0.INIT 0000000011100000 word: SLICED.K1.INIT 1100111100001111 word: SLICEC.K0.INIT 1111110000110000 word: SLICEC.K1.INIT 0000111111110000 word: SLICEA.K0.INIT 1111110000001100 word: SLICEA.K1.INIT 1111111100000000 word: SLICEB.K0.INIT 1111000011111111 word: SLICEB.K1.INIT 1110000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 .tile R47C6:PLC2 arc: E1_H02E0001 N1_V01S0000 arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0701 N1_V02S0701 arc: E3_H06E0103 V01N0101 arc: H00L0100 V02S0101 arc: H00R0000 H02E0601 arc: N1_V02N0001 E1_H01W0000 arc: N1_V02N0101 E3_H06W0103 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0401 E3_H06W0203 arc: N1_V02N0601 E3_H06W0303 arc: N1_V02N0701 S1_V02N0701 arc: N3_V06N0003 E3_H06W0003 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 E3_H06W0203 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0301 H02W0301 arc: S1_V02S0501 S3_V06N0303 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0203 N1_V01S0000 arc: V00B0000 H02W0601 arc: V00T0000 H02W0201 arc: V01S0000 N3_V06S0103 arc: V01S0100 N3_V06S0303 arc: W1_H02W0001 H01E0001 arc: W1_H02W0101 N3_V06S0103 arc: W1_H02W0201 S3_V06N0103 arc: W1_H02W0301 V02N0301 arc: W1_H02W0401 V02N0401 arc: W1_H02W0601 N1_V01S0000 arc: W1_H02W0701 E3_H06W0203 arc: A0 V02N0701 arc: A4 N1_V01N0101 arc: A5 W1_H02E0501 arc: B0 V00T0000 arc: B1 V00B0000 arc: B2 E1_H01W0100 arc: B4 W1_H02E0101 arc: B5 H00R0000 arc: B7 W1_H02E0301 arc: C0 N1_V02S0601 arc: C1 H00L0000 arc: C2 H00L0100 arc: C4 E1_H02W0401 arc: C5 V02N0201 arc: C6 V00B0100 arc: C7 E1_H01E0101 arc: CE0 V02S0201 arc: CE2 V02N0601 arc: CE3 V02N0601 arc: CLK0 G_HPBX0000 arc: D0 N1_V02S0001 arc: D1 V02N0001 arc: D2 H02E0001 arc: D3 V02S0001 arc: D4 V02S0401 arc: D5 H00R0100 arc: D6 H02W0001 arc: D7 F2 arc: E1_H01E0101 F1 arc: E3_H06E0203 Q7 arc: E3_H06E0303 F6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 F0 arc: H00R0100 F7 arc: H01W0100 F1 arc: M2 E1_H02W0601 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q5 arc: N1_V02N0301 Q1 arc: N1_V02N0501 Q5 arc: S1_V02S0201 F0 arc: S1_V02S0601 F4 arc: S1_V02S0701 Q5 arc: S3_V06S0303 Q5 arc: V00B0100 Q7 arc: W1_H02W0501 Q5 word: SLICEC.K0.INIT 1000011100001000 word: SLICEC.K1.INIT 1100111000001010 word: SLICEA.K0.INIT 0111000000000000 word: SLICEA.K1.INIT 0000110000111111 word: SLICED.K0.INIT 0000111111110000 word: SLICED.K1.INIT 1111001111000000 word: SLICEB.K0.INIT 1111110000001100 word: SLICEB.K1.INIT 1111111100000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 .tile R47C7:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0101 W1_H02E0101 arc: E1_H02E0201 N1_V02S0201 arc: E1_H02E0301 E1_H01W0100 arc: E1_H02E0401 V02S0401 arc: E1_H02E0601 V01N0001 arc: E1_H02E0701 S1_V02N0701 arc: E3_H06E0103 V06S0103 arc: E3_H06E0203 N3_V06S0203 arc: H00L0000 H02W0201 arc: H00R0000 S1_V02N0601 arc: H00R0100 E1_H02W0701 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0101 H06W0103 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 E1_H01W0100 arc: N1_V02N0401 E3_H06W0203 arc: N1_V02N0501 N3_V06S0303 arc: N1_V02N0601 H06W0303 arc: N1_V02N0701 H02W0701 arc: N3_V06N0003 S1_V02N0301 arc: N3_V06N0203 E3_H06W0203 arc: S1_V02S0001 N1_V02S0501 arc: S1_V02S0201 N1_V02S0701 arc: S1_V02S0301 H06W0003 arc: S1_V02S0401 H06W0203 arc: S1_V02S0501 S3_V06N0303 arc: S1_V02S0701 E1_H02W0701 arc: S3_V06S0203 N3_V06S0203 arc: V00B0000 V02S0201 arc: V00B0100 E1_H02W0701 arc: W1_H02W0001 N3_V06S0003 arc: W1_H02W0101 E1_H02W0101 arc: W1_H02W0201 V06S0103 arc: W1_H02W0301 E1_H01W0100 arc: W1_H02W0401 E1_H01W0000 arc: W1_H02W0601 S3_V06N0303 arc: W1_H02W0701 S1_V02N0701 arc: A7 H00R0000 arc: B2 V02N0301 arc: B4 W1_H02E0301 arc: B7 V02N0501 arc: C2 H00L0000 arc: C4 V02N0001 arc: C7 W1_H02E0401 arc: CLK0 G_HPBX0000 arc: D2 V00B0100 arc: D3 V01S0100 arc: D4 H00R0100 arc: D5 V02S0601 arc: D7 E1_H02W0001 arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: F7 F7_SLICE arc: H01W0000 F7 arc: H01W0100 F4 arc: M0 E1_H02W0601 arc: M2 V00B0000 arc: M4 V00B0000 arc: MUXCLK0 CLK0 arc: N3_V06N0103 F2 arc: V01S0000 Q0 arc: V01S0100 Q0 arc: W1_H02W0501 F7 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000001000 word: SLICEC.K0.INIT 1100110011110000 word: SLICEC.K1.INIT 1111111100000000 word: SLICEB.K0.INIT 1100110011110000 word: SLICEB.K1.INIT 1111111100000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 .tile R47C8:PLC2 arc: E1_H02E0101 N3_V06S0103 arc: E1_H02E0201 S1_V02N0201 arc: E1_H02E0401 H01E0001 arc: E1_H02E0501 S3_V06N0303 arc: E1_H02E0601 N3_V06S0303 arc: E3_H06E0303 W3_H06E0303 arc: H00L0100 V02N0101 arc: H00R0000 S1_V02N0601 arc: H00R0100 S1_V02N0701 arc: N1_V02N0101 H06W0103 arc: N1_V02N0201 V01N0001 arc: N1_V02N0401 N3_V06S0203 arc: N1_V02N0501 V01N0101 arc: N1_V02N0601 N1_V01S0000 arc: N1_V02N0701 H06W0203 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0303 H06W0303 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0101 N3_V06S0103 arc: S1_V02S0501 N3_V06S0303 arc: S1_V02S0601 E3_H06W0303 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 N3_V06S0103 arc: V00B0000 W1_H02E0401 arc: V00B0100 H02E0701 arc: V00T0000 E1_H02W0001 arc: V00T0100 V02S0701 arc: V01S0100 N3_V06S0303 arc: W1_H02W0201 V02N0201 arc: W1_H02W0401 V01N0001 arc: W1_H02W0601 N3_V06S0303 arc: W1_H02W0701 S3_V06N0203 arc: A5 W1_H02E0701 arc: A6 S1_V02N0101 arc: B0 H02W0101 arc: B1 V00B0000 arc: B2 H02E0101 arc: B4 V01S0000 arc: B5 V02N0701 arc: B6 H02E0301 arc: C0 S1_V02N0401 arc: C1 V02N0401 arc: C2 H02E0601 arc: C3 H00L0000 arc: C4 H02W0401 arc: C5 E1_H02W0601 arc: C6 E1_H02W0401 arc: C7 V00T0000 arc: CE0 H00R0000 arc: CE1 H00R0000 arc: CE2 S1_V02N0601 arc: CLK0 G_HPBX0000 arc: D0 E1_H02W0201 arc: D1 F2 arc: D2 S1_V02N0001 arc: D3 V00B0100 arc: D4 H02E0201 arc: D5 H00L0100 arc: D6 H00R0100 arc: D7 V00B0000 arc: E1_H01E0001 Q2 arc: E3_H06E0003 Q0 arc: E3_H06E0103 Q2 arc: F0 F5A_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: H01W0000 F6 arc: H01W0100 F7 arc: M0 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0101 F4 arc: N1_V02N0301 F3 arc: N3_V06N0203 F7 arc: S1_V02S0201 Q0 arc: S3_V06S0003 Q0 arc: S3_V06S0303 Q5 arc: V01S0000 Q5 word: SLICED.K0.INIT 0000011101110111 word: SLICED.K1.INIT 0000000000001111 word: SLICEC.K0.INIT 0011001100001111 word: SLICEC.K1.INIT 1111100010001000 word: SLICEB.K0.INIT 1111001111000000 word: SLICEB.K1.INIT 0000111111110000 word: SLICEA.K0.INIT 1111110000001100 word: SLICEA.K1.INIT 1111111111000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 .tile R47C9:PLC2 arc: E1_H01E0101 E3_H06W0203 arc: E1_H02E0001 V06N0003 arc: E1_H02E0101 N3_V06S0103 arc: E1_H02E0501 E3_H06W0303 arc: E1_H02E0601 S1_V02N0601 arc: E3_H06E0203 V06N0203 arc: E3_H06E0303 W3_H06E0203 arc: H00L0100 V02N0101 arc: H00R0000 E1_H02W0401 arc: H00R0100 E1_H02W0501 arc: H01W0000 E3_H06W0103 arc: N1_V02N0101 H06W0103 arc: N1_V02N0201 H06E0103 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0601 E3_H06W0303 arc: N1_V02N0701 H02W0701 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 E3_H06W0203 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 N1_V02S0001 arc: S1_V02S0101 H02W0101 arc: S1_V02S0201 N3_V06S0103 arc: S1_V02S0301 H02W0301 arc: S1_V02S0401 N3_V06S0203 arc: S1_V02S0501 N1_V02S0401 arc: S1_V02S0601 H02E0601 arc: S1_V02S0701 S3_V06N0203 arc: S3_V06S0003 H01E0001 arc: V00B0000 S1_V02N0001 arc: V00B0100 W1_H02E0701 arc: V00T0100 S1_V02N0501 arc: W1_H02W0001 E1_H02W0001 arc: W1_H02W0101 S3_V06N0103 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0401 V01N0001 arc: W1_H02W0601 V02N0601 arc: W1_H02W0701 S1_V02N0701 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0203 E3_H06W0203 arc: W3_H06W0303 E3_H06W0303 arc: B0 H01W0100 arc: B2 H00R0000 arc: B4 V02S0701 arc: B6 V02N0701 arc: C0 H00L0000 arc: C1 V02N0401 arc: C2 H00L0100 arc: C3 E1_H02W0401 arc: C4 H02E0401 arc: C6 V00T0100 arc: CE0 V02S0201 arc: CE1 H00R0100 arc: CLK0 G_HPBX0000 arc: D0 V02N0201 arc: D1 V02N0001 arc: D2 N1_V02S0201 arc: D3 V00B0100 arc: D4 S1_V02N0601 arc: D5 H01W0000 arc: D6 H02E0201 arc: D7 H01W0000 arc: E1_H01E0001 F3 arc: E3_H06E0003 Q0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F5D_SLICE arc: H00L0000 F2 arc: H01W0100 Q2 arc: M4 W1_H02E0401 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: N1_V01N0101 F6 arc: N1_V02N0401 F4 arc: V01S0000 Q0 arc: W3_H06W0103 F1 word: SLICEA.K0.INIT 1100110011110000 word: SLICEA.K1.INIT 1111000000000000 word: SLICEB.K0.INIT 1100110011110000 word: SLICEB.K1.INIT 0000111111110000 word: SLICED.K0.INIT 1100110011110000 word: SLICED.K1.INIT 1111111100000000 word: SLICEC.K0.INIT 1100110011110000 word: SLICEC.K1.INIT 1111111100000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 .tile R48C10:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0101 V06N0103 arc: E1_H02E0201 V02N0201 arc: E1_H02E0301 W1_H02E0301 arc: E1_H02E0501 S1_V02N0501 arc: E1_H02E0701 V06S0203 arc: E3_H06E0203 S3_V06N0203 arc: H00R0000 V02S0401 arc: H00R0100 H02W0701 arc: H01W0100 E3_H06W0303 arc: N1_V02N0001 H02E0001 arc: N1_V02N0101 H01E0101 arc: N1_V02N0201 H06W0103 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0701 S3_V06N0203 arc: N3_V06N0103 S1_V02N0101 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0101 N1_V02S0101 arc: S1_V02S0201 W1_H02E0201 arc: S1_V02S0301 H02E0301 arc: S1_V02S0501 E1_H02W0501 arc: S1_V02S0601 N3_V06S0303 arc: S1_V02S0701 H02E0701 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0303 N1_V02S0501 arc: V00B0000 V02N0201 arc: V00B0100 S1_V02N0301 arc: V00T0000 H02E0201 arc: V00T0100 V02N0701 arc: W1_H02W0001 H01E0001 arc: W1_H02W0101 N3_V06S0103 arc: W1_H02W0301 E1_H02W0301 arc: W1_H02W0401 V01N0001 arc: W1_H02W0601 E1_H01W0000 arc: W3_H06W0103 V01N0101 arc: W3_H06W0203 E3_H06W0203 arc: W3_H06W0303 N1_V01S0100 arc: A0 E1_H02W0701 arc: A1 E1_H02W0701 arc: A2 E1_H02W0701 arc: A3 E1_H02W0701 arc: A4 V00T0100 arc: A5 S1_V02N0101 arc: B0 W1_H02E0301 arc: B1 W1_H02E0301 arc: B2 W1_H02E0301 arc: B3 W1_H02E0301 arc: B4 V02N0501 arc: B5 H00R0000 arc: B6 V01S0000 arc: C0 H00R0100 arc: C1 H00R0100 arc: C2 H00R0100 arc: C3 H00R0100 arc: C4 V00T0000 arc: C5 S1_V02N0001 arc: C6 H02E0401 arc: CLK1 G_HPBX0000 arc: D0 E1_H02W0001 arc: D1 E1_H02W0001 arc: D2 E1_H02W0001 arc: D3 E1_H02W0001 arc: D4 V00B0000 arc: D5 S1_V02N0601 arc: D6 V02N0601 arc: D7 W1_H02E0001 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F5D_SLICE arc: H01W0000 Q0 arc: LSR1 H02W0301 arc: M6 V00B0100 arc: MUXCLK0 CLK1 arc: MUXCLK1 CLK1 arc: N1_V01N0001 Q2 arc: N1_V01N0101 F6 arc: V01S0000 Q3 arc: V01S0100 Q1 word: SLICED.K0.INIT 1100110011110000 word: SLICED.K1.INIT 1111111100000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK .tile R48C11:PLC2 arc: E1_H02E0201 V02N0201 arc: E1_H02E0301 E3_H06W0003 arc: E1_H02E0401 S3_V06N0203 arc: E1_H02E0501 V01N0101 arc: E1_H02E0601 E3_H06W0303 arc: E3_H06E0103 N3_V06S0103 arc: E3_H06E0303 W3_H06E0303 arc: H00L0000 H02W0201 arc: H00R0100 S1_V02N0701 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 E1_H01W0100 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0501 H06W0303 arc: N1_V02N0601 E1_H02W0601 arc: N1_V02N0701 H02E0701 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 E3_H06W0203 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 E1_H02W0001 arc: S1_V02S0101 W1_H02E0101 arc: S1_V02S0201 H02E0201 arc: S1_V02S0401 S3_V06N0203 arc: S1_V02S0501 W3_H06E0303 arc: S1_V02S0601 E3_H06W0303 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 E3_H06W0103 arc: S3_V06S0303 N1_V02S0501 arc: V00B0000 W1_H02E0601 arc: V00B0100 V02S0101 arc: V00T0000 S1_V02N0601 arc: V00T0100 V02N0701 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0101 V02N0101 arc: W1_H02W0201 E1_H01W0000 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0401 H01E0001 arc: W1_H02W0501 E3_H06W0303 arc: W1_H02W0601 S1_V02N0601 arc: W1_H02W0701 E1_H02W0701 arc: W3_H06W0103 E1_H02W0101 arc: W3_H06W0203 V01N0001 arc: A0 V02S0701 arc: A1 V02S0701 arc: A2 V02S0701 arc: A3 V02S0701 arc: A4 V00T0100 arc: A5 H02E0501 arc: B0 H02E0301 arc: B1 H02E0301 arc: B2 H02E0301 arc: B3 H02E0301 arc: B4 V02N0501 arc: B5 H02E0101 arc: B6 H02W0101 arc: C0 H00L0000 arc: C1 H00L0000 arc: C2 H00L0000 arc: C3 H00L0000 arc: C4 V00B0100 arc: C5 V02S0001 arc: C6 H02W0601 arc: CLK1 G_HPBX0000 arc: D0 H02W0001 arc: D1 H02W0001 arc: D2 H02W0001 arc: D3 H02W0001 arc: D4 H02E0201 arc: D5 H00R0100 arc: D6 V00B0000 arc: D7 V02S0401 arc: E1_H01E0001 Q2 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F5D_SLICE arc: H01W0000 Q1 arc: LSR1 E1_H02W0301 arc: M6 V00T0000 arc: MUXCLK0 CLK1 arc: MUXCLK1 CLK1 arc: N1_V01N0101 F6 arc: V01S0000 Q3 arc: W3_H06W0003 Q0 word: SLICED.K0.INIT 1111000011001100 word: SLICED.K1.INIT 1111111100000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ .tile R48C12:PLC2 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0201 S1_V02N0201 arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0401 E1_H01W0000 arc: E1_H02E0501 S3_V06N0303 arc: E1_H02E0701 V02N0701 arc: E3_H06E0203 W3_H06E0203 arc: E3_H06E0303 W3_H06E0303 arc: H00L0100 N1_V02S0301 arc: H00R0000 H02E0601 arc: H01W0100 E3_H06W0303 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0401 H02W0401 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0601 E3_H06W0303 arc: N1_V02N0701 H02W0701 arc: N3_V06N0003 W3_H06E0003 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 W3_H06E0303 arc: S1_V02S0001 E3_H06W0003 arc: S1_V02S0101 S3_V06N0103 arc: S1_V02S0201 S3_V06N0103 arc: S1_V02S0301 H02W0301 arc: S1_V02S0401 E1_H01W0000 arc: S1_V02S0501 N1_V01S0100 arc: S1_V02S0601 H02E0601 arc: S1_V02S0701 W3_H06E0203 arc: S3_V06S0003 N1_V02S0001 arc: S3_V06S0103 W3_H06E0103 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 W3_H06E0303 arc: V00B0000 V02N0001 arc: V00B0100 E1_H02W0501 arc: V00T0000 N1_V02S0601 arc: W1_H02W0001 E1_H02W0501 arc: W1_H02W0201 E1_H01W0000 arc: W1_H02W0301 V02S0301 arc: W1_H02W0401 H01E0001 arc: W1_H02W0501 S1_V02N0501 arc: W1_H02W0601 V01N0001 arc: W1_H02W0701 V02S0701 arc: W3_H06W0203 N1_V01S0000 arc: A0 V02S0701 arc: A1 V02S0701 arc: A2 V02S0701 arc: A3 V02S0701 arc: A4 H02E0501 arc: A5 N1_V01S0100 arc: B0 E1_H02W0301 arc: B1 E1_H02W0301 arc: B2 E1_H02W0301 arc: B3 E1_H02W0301 arc: B4 V02N0701 arc: B5 H00R0000 arc: B6 V00B0000 arc: C0 E1_H01W0000 arc: C1 E1_H01W0000 arc: C2 E1_H01W0000 arc: C3 E1_H01W0000 arc: C4 V02S0201 arc: C5 V01N0101 arc: C6 E1_H02W0401 arc: CLK1 G_HPBX0000 arc: D0 V00B0100 arc: D1 V00B0100 arc: D2 V00B0100 arc: D3 V00B0100 arc: D4 W1_H02E0201 arc: D5 H00L0100 arc: D6 H02E0201 arc: D7 V02S0601 arc: E1_H01E0001 Q0 arc: E1_H01E0101 F6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F5D_SLICE arc: H01W0000 Q3 arc: LSR1 H02W0301 arc: M6 V00T0000 arc: MUXCLK0 CLK1 arc: MUXCLK1 CLK1 arc: V01S0100 Q2 arc: W1_H02W0101 Q1 word: SLICED.K0.INIT 1100110011110000 word: SLICED.K1.INIT 1111111100000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK .tile R48C13:PLC2 arc: E1_H02E0101 S3_V06N0103 arc: E1_H02E0201 S3_V06N0103 arc: E1_H02E0401 V02S0401 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0103 N3_V06S0103 arc: H00L0000 H02E0201 arc: H00L0100 V02N0101 arc: H00R0100 S1_V02N0501 arc: N1_V02N0001 E1_H01W0000 arc: N1_V02N0101 H02W0101 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0301 W1_H02E0301 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0601 E1_H02W0601 arc: N1_V02N0701 H01E0101 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 S1_V02N0101 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0101 S3_V06N0103 arc: S1_V02S0201 H02W0201 arc: S1_V02S0301 E1_H02W0301 arc: S1_V02S0401 W1_H02E0401 arc: S1_V02S0501 H02E0501 arc: S1_V02S0601 N1_V02S0301 arc: S3_V06S0203 N1_V02S0401 arc: V00B0000 V02S0001 arc: V00B0100 H02E0701 arc: V00T0100 H02E0101 arc: W1_H02W0001 H01E0001 arc: W1_H02W0301 E1_H02W0301 arc: W1_H02W0401 E1_H02W0101 arc: W1_H02W0601 V06N0303 arc: W3_H06W0103 E3_H06W0103 arc: W3_H06W0203 E3_H06W0103 arc: W3_H06W0303 E3_H06W0303 arc: A0 V02N0701 arc: A1 V02N0701 arc: A2 V02N0701 arc: A3 V02N0701 arc: A4 H02W0701 arc: A5 V02N0301 arc: B0 H02W0301 arc: B1 H02W0301 arc: B2 H02W0301 arc: B3 H02W0301 arc: B4 V00B0100 arc: B5 H00L0000 arc: B7 S1_V02N0701 arc: C0 H02E0401 arc: C1 H02E0401 arc: C2 H02E0401 arc: C3 H02E0401 arc: C4 V02N0201 arc: C5 V00T0100 arc: C7 H02W0601 arc: CLK1 G_HPBX0000 arc: D0 E1_H02W0001 arc: D1 E1_H02W0001 arc: D2 E1_H02W0001 arc: D3 E1_H02W0001 arc: D4 H00L0100 arc: D5 V00B0000 arc: D7 H00R0100 arc: E1_H01E0001 F7 arc: E1_H02E0501 F7 arc: E1_H02E0701 F7 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F7 F7_SLICE arc: H01W0000 F7 arc: LSR1 E1_H02W0301 arc: MUXCLK0 CLK1 arc: MUXCLK1 CLK1 arc: N1_V01N0001 Q2 arc: N1_V01N0101 Q3 arc: V01S0100 F7 arc: W1_H02W0101 Q1 arc: W1_H02W0701 F7 arc: W3_H06W0003 Q0 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1100110000001111 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK .tile R48C14:PLC2 arc: E1_H02E0001 V02N0001 arc: E1_H02E0101 W1_H02E0001 arc: E1_H02E0201 S3_V06N0103 arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0401 H01E0001 arc: E1_H02E0601 W1_H02E0301 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0103 S3_V06N0103 arc: H00L0000 V02S0001 arc: H00R0100 H02E0501 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0601 H01E0001 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 E3_H06W0303 arc: S1_V02S0001 E1_H02W0001 arc: S1_V02S0101 E1_H01W0100 arc: S1_V02S0201 H02E0201 arc: S1_V02S0301 E1_H01W0100 arc: S1_V02S0401 V01N0001 arc: S1_V02S0601 S3_V06N0303 arc: S3_V06S0103 E3_H06W0103 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 V02N0001 arc: V00T0100 H02W0301 arc: W1_H02W0101 V02N0101 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0301 E1_H01W0100 arc: W1_H02W0401 E1_H02W0101 arc: W1_H02W0601 E1_H02W0301 arc: W1_H02W0701 V01N0101 arc: W3_H06W0003 E1_H01W0000 arc: W3_H06W0103 E1_H02W0201 arc: W3_H06W0203 E3_H06W0103 arc: W3_H06W0303 E1_H02W0501 arc: A0 V02N0501 arc: A1 V02N0501 arc: A2 V02N0501 arc: A3 V02N0501 arc: A4 V02S0301 arc: A5 E1_H02W0701 arc: B0 E1_H01W0100 arc: B1 E1_H01W0100 arc: B2 E1_H01W0100 arc: B3 E1_H01W0100 arc: B4 V02N0701 arc: B5 H00L0000 arc: B7 V02S0501 arc: C0 H00R0100 arc: C1 H00R0100 arc: C2 H00R0100 arc: C3 H00R0100 arc: C4 V02N0201 arc: C5 N1_V02S0201 arc: C7 H02E0401 arc: CLK1 G_HPBX0000 arc: D0 V00B0100 arc: D1 V00B0100 arc: D2 V00B0100 arc: D3 V01S0100 arc: D4 H02W0201 arc: D5 V02N0601 arc: D7 V00B0000 arc: E1_H01E0001 F7 arc: E1_H01E0101 F7 arc: E1_H02E0501 F7 arc: E3_H06E0203 F7 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F7 F7_SLICE arc: H01W0000 Q3 arc: LSR1 V00T0100 arc: MUXCLK0 CLK1 arc: MUXCLK1 CLK1 arc: N1_V01N0001 Q2 arc: N1_V02N0001 Q0 arc: N1_V02N0301 Q1 arc: V00B0100 F7 arc: V01S0000 F7 arc: V01S0100 F7 arc: W1_H02W0501 F7 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1100110000001111 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK .tile R48C15:PLC2 arc: E1_H02E0001 W3_H06E0003 arc: E1_H02E0201 N1_V02S0201 arc: E1_H02E0601 W3_H06E0303 arc: E1_H02E0701 V02S0701 arc: E3_H06E0203 W3_H06E0203 arc: E3_H06E0303 S3_V06N0303 arc: H00R0100 W1_H02E0701 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0101 W1_H02E0101 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0401 H02W0401 arc: N1_V02N0501 S1_V02N0501 arc: N1_V02N0601 N1_V01S0000 arc: N1_V02N0701 E3_H06W0203 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 S1_V02N0201 arc: N3_V06N0203 S1_V02N0401 arc: N3_V06N0303 S1_V02N0501 arc: S1_V02S0101 W1_H02E0101 arc: S1_V02S0201 H01E0001 arc: S1_V02S0301 E3_H06W0003 arc: S1_V02S0401 H02E0401 arc: S1_V02S0501 H02E0501 arc: S1_V02S0601 H02W0601 arc: S1_V02S0701 W1_H02E0701 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0203 H06W0203 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 N1_V02S0201 arc: V00T0100 V02N0501 arc: W1_H02W0001 H01E0001 arc: W1_H02W0101 S3_V06N0103 arc: W1_H02W0201 N1_V02S0201 arc: W1_H02W0301 E1_H02W0301 arc: W1_H02W0401 S3_V06N0203 arc: W1_H02W0501 V02S0501 arc: W1_H02W0601 V02N0601 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0103 E1_H01W0100 arc: W3_H06W0203 E1_H01W0000 arc: W3_H06W0303 E1_H02W0601 arc: A0 V02S0701 arc: A1 V02S0701 arc: A2 V02S0701 arc: A3 V02S0701 arc: A4 V02S0301 arc: A5 S1_V02N0101 arc: B0 H01W0100 arc: B1 H01W0100 arc: B2 H01W0100 arc: B3 H01W0100 arc: B4 E1_H02W0101 arc: B5 H02E0101 arc: B7 H02E0301 arc: C0 H00R0100 arc: C1 H00R0100 arc: C2 H00R0100 arc: C3 H00R0100 arc: C4 S1_V02N0001 arc: C5 V02N0001 arc: C7 V00T0100 arc: CLK1 G_HPBX0000 arc: D0 H01E0101 arc: D1 H01E0101 arc: D2 H01E0101 arc: D3 H01E0101 arc: D4 V00B0000 arc: D5 V02N0401 arc: D7 H02E0001 arc: E1_H01E0101 Q1 arc: E1_H02E0301 Q3 arc: E1_H02E0501 F7 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F7 F7_SLICE arc: H01W0000 F7 arc: H01W0100 F7 arc: LSR1 E1_H02W0301 arc: MUXCLK0 CLK1 arc: MUXCLK1 CLK1 arc: N1_V01N0001 F7 arc: S1_V02S0001 Q0 arc: S3_V06S0103 Q2 arc: V01S0100 F7 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1100110000001111 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK .tile R48C16:PLC2 arc: E1_H02E0001 W1_H02E0501 arc: E1_H02E0101 V06S0103 arc: E1_H02E0201 S3_V06N0103 arc: E1_H02E0401 W1_H02E0401 arc: E3_H06E0003 N1_V01S0000 arc: E3_H06E0103 H01E0101 arc: H00L0100 V02N0301 arc: H00R0000 H02W0601 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0201 W1_H02E0201 arc: N1_V02N0301 H06W0003 arc: N1_V02N0401 E3_H06W0203 arc: N1_V02N0601 S1_V02N0301 arc: N1_V02N0701 W3_H06E0203 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0101 S3_V06N0103 arc: S1_V02S0301 E1_H02W0301 arc: S1_V02S0401 N1_V02S0101 arc: S1_V02S0501 W1_H02E0501 arc: S3_V06S0003 N3_V06S0303 arc: V00B0000 H02W0401 arc: V00T0000 S1_V02N0601 arc: V00T0100 V02S0501 arc: V01S0100 S3_V06N0303 arc: W1_H02W0001 E1_H02W0501 arc: W1_H02W0201 E3_H06W0103 arc: W1_H02W0301 N1_V01S0100 arc: W1_H02W0401 V01N0001 arc: W1_H02W0601 V02S0601 arc: W1_H02W0701 E1_H02W0601 arc: W3_H06W0203 E1_H02W0701 arc: W3_H06W0303 E1_H01W0100 arc: A0 H02W0501 arc: A1 H02W0501 arc: A2 H02W0501 arc: A3 H02W0501 arc: A4 V00B0000 arc: A5 V02S0301 arc: B0 E1_H02W0301 arc: B1 E1_H02W0301 arc: B2 E1_H02W0301 arc: B3 E1_H02W0301 arc: B4 H02W0101 arc: B5 H00R0000 arc: B7 S1_V02N0501 arc: C0 H00L0100 arc: C1 H00L0100 arc: C2 H00L0100 arc: C3 H00L0100 arc: C4 V02S0201 arc: C5 W1_H02E0601 arc: C6 V00T0000 arc: C7 V00T0100 arc: CLK1 G_HPBX0000 arc: D0 V02N0001 arc: D1 V02N0001 arc: D2 V02N0001 arc: D3 V02N0001 arc: D4 H02E0201 arc: D5 E1_H02W0201 arc: D6 H00R0100 arc: D7 N1_V02S0401 arc: E1_H02E0601 F6 arc: E3_H06E0203 F7 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0100 F7 arc: H01W0000 Q0 arc: H01W0100 Q2 arc: LSR1 H02W0301 arc: MUXCLK0 CLK1 arc: MUXCLK1 CLK1 arc: N3_V06N0203 F7 arc: S3_V06S0203 F7 arc: W1_H02W0101 Q1 arc: W1_H02W0501 F7 arc: W3_H06W0003 Q3 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 1111000000000000 word: SLICED.K1.INIT 0011000000000000 enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.A1MUX 1 .tile R48C17:PLC2 arc: E1_H02E0001 V01N0001 arc: E1_H02E0101 V06S0103 arc: E1_H02E0201 S1_V02N0201 arc: E1_H02E0301 V02N0301 arc: E1_H02E0401 V02S0401 arc: E1_H02E0501 V01N0101 arc: E1_H02E0601 W1_H02E0301 arc: E1_H02E0701 W1_H02E0601 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0203 W3_H06E0103 arc: E3_H06E0303 S3_V06N0303 arc: H00L0100 H02W0101 arc: H00R0100 W1_H02E0501 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 V01N0001 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0501 S1_V02N0501 arc: N1_V02N0601 S1_V02N0601 arc: N1_V02N0701 S3_V06N0203 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0001 H06W0003 arc: S1_V02S0101 H02E0101 arc: S1_V02S0201 V01N0001 arc: S1_V02S0301 H02W0301 arc: S1_V02S0401 H06E0203 arc: S1_V02S0501 E3_H06W0303 arc: S1_V02S0601 S3_V06N0303 arc: S1_V02S0701 V01N0101 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 N1_V02S0601 arc: V00B0000 E1_H02W0601 arc: V00B0100 V02N0301 arc: V00T0000 W1_H02E0001 arc: V00T0100 S1_V02N0701 arc: V01S0000 N3_V06S0103 arc: W1_H02W0101 V01N0101 arc: W1_H02W0201 V02N0201 arc: W1_H02W0301 V02N0301 arc: W1_H02W0401 V02S0401 arc: W1_H02W0501 V02N0501 arc: W3_H06W0003 E1_H01W0000 arc: W3_H06W0103 E3_H06W0103 arc: W3_H06W0203 E3_H06W0103 arc: A0 W1_H02E0701 arc: A1 W1_H02E0701 arc: A2 W1_H02E0701 arc: A3 W1_H02E0701 arc: A4 V02S0101 arc: A5 V00B0000 arc: B0 H00R0100 arc: B1 H00R0100 arc: B2 H00R0100 arc: B3 H00R0100 arc: B4 V02N0701 arc: B5 S1_V02N0501 arc: B6 V00T0000 arc: C0 H02E0401 arc: C1 H02E0401 arc: C2 H02E0401 arc: C3 H02E0401 arc: C4 V02S0201 arc: C5 V00T0100 arc: C6 H02W0401 arc: CLK1 G_HPBX0000 arc: D0 H02E0001 arc: D1 H02E0001 arc: D2 H02E0001 arc: D3 H02E0001 arc: D4 S1_V02N0601 arc: D5 H02E0201 arc: D6 V02N0601 arc: D7 H00L0100 arc: E1_H01E0001 Q0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F5D_SLICE arc: H01W0100 Q6 arc: LSR1 V00B0100 arc: M6 E1_H02W0401 arc: MUXCLK0 CLK1 arc: MUXCLK1 CLK1 arc: MUXCLK3 CLK1 arc: N1_V01N0101 Q3 arc: N3_V06N0103 Q1 arc: N3_V06N0303 F6 arc: V01S0100 Q2 arc: W1_H02W0601 F6 arc: W3_H06W0303 F6 word: SLICED.K0.INIT 0000110011111100 word: SLICED.K1.INIT 0000000011111111 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK .tile R48C18:PLC2 arc: E1_H01E0101 W3_H06E0203 arc: E1_H02E0101 E1_H01W0100 arc: E1_H02E0201 S1_V02N0201 arc: E1_H02E0301 V01N0101 arc: E1_H02E0401 N1_V02S0401 arc: E1_H02E0501 S3_V06N0303 arc: E1_H02E0601 W1_H02E0601 arc: E1_H02E0701 W1_H02E0601 arc: E3_H06E0203 W3_H06E0203 arc: E3_H06E0303 W3_H06E0303 arc: H00L0000 V02S0001 arc: H00L0100 V02S0101 arc: H00R0000 V02N0601 arc: H00R0100 H02W0501 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0101 H02E0101 arc: N1_V02N0201 H02E0201 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0501 N1_V01S0100 arc: N1_V02N0601 W3_H06E0303 arc: N1_V02N0701 S1_V02N0601 arc: N3_V06N0103 H06W0103 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 N1_V02S0501 arc: S1_V02S0101 H02W0101 arc: S1_V02S0201 H02W0201 arc: S1_V02S0301 V01N0101 arc: S1_V02S0401 W3_H06E0203 arc: S1_V02S0501 W3_H06E0303 arc: S1_V02S0601 H02E0601 arc: S1_V02S0701 H02W0701 arc: S3_V06S0003 H01E0001 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 H06E0203 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 H02E0401 arc: V00B0100 H02E0501 arc: V00T0100 N1_V02S0501 arc: W1_H02W0101 S3_V06N0103 arc: W1_H02W0201 V06N0103 arc: W1_H02W0301 V01N0101 arc: W1_H02W0401 E1_H02W0101 arc: W1_H02W0501 S3_V06N0303 arc: W1_H02W0601 S1_V02N0601 arc: W1_H02W0701 E1_H02W0601 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0203 E3_H06W0203 arc: W3_H06W0303 E3_H06W0303 arc: A0 V02S0501 arc: A1 V02S0501 arc: A2 V02S0501 arc: A3 V02S0501 arc: A4 V00B0000 arc: A5 S1_V02N0301 arc: B0 V01N0001 arc: B1 V01N0001 arc: B2 V01N0001 arc: B3 V01N0001 arc: B4 V00B0100 arc: B5 H00L0000 arc: B6 V00T0000 arc: C0 V02S0601 arc: C1 V02S0601 arc: C2 V02S0601 arc: C3 V02S0601 arc: C4 V02S0201 arc: C5 V02N0201 arc: C6 S1_V02N0001 arc: CLK1 G_HPBX0000 arc: D0 H00R0000 arc: D1 H00R0000 arc: D2 H00R0000 arc: D3 H00R0000 arc: D4 S1_V02N0401 arc: D5 H00R0100 arc: D6 V02N0401 arc: D7 H00L0100 arc: E3_H06E0103 Q1 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F5D_SLICE arc: H01W0000 F6 arc: LSR1 H02E0301 arc: M6 V00T0100 arc: MUXCLK0 CLK1 arc: MUXCLK1 CLK1 arc: V00T0000 Q0 arc: V01S0000 Q3 arc: V01S0100 Q2 word: SLICED.K0.INIT 0000111100110011 word: SLICED.K1.INIT 0000000011111111 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ .tile R48C19:PLC2 arc: E1_H02E0101 E1_H01W0100 arc: E1_H02E0301 W3_H06E0003 arc: E1_H02E0401 V01N0001 arc: E1_H02E0501 V02S0501 arc: E1_H02E0601 V02S0601 arc: E1_H02E0701 H01E0101 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0203 W1_H02E0701 arc: H00L0000 H02E0201 arc: H00L0100 V02N0301 arc: N1_V02N0301 E3_H06W0003 arc: N1_V02N0401 H06E0203 arc: N1_V02N0601 E1_H01W0000 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0101 N3_V06S0103 arc: S1_V02S0301 H02E0301 arc: S1_V02S0401 H02W0401 arc: S1_V02S0501 N1_V02S0401 arc: S1_V02S0601 N1_V02S0301 arc: S1_V02S0701 H06E0203 arc: S3_V06S0003 N1_V01S0000 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0303 N1_V01S0100 arc: V00B0100 S1_V02N0101 arc: V00T0000 W1_H02E0201 arc: V00T0100 N1_V02S0501 arc: W1_H02W0101 N1_V02S0101 arc: W1_H02W0201 V02N0201 arc: W1_H02W0401 S3_V06N0203 arc: W1_H02W0501 E1_H02W0401 arc: W1_H02W0601 E1_H02W0301 arc: W1_H02W0701 V02N0701 arc: W3_H06W0003 S3_V06N0003 arc: W3_H06W0103 E3_H06W0003 arc: W3_H06W0303 E1_H02W0501 arc: A0 V02N0501 arc: A1 V02N0501 arc: A2 V02N0501 arc: A3 V02N0501 arc: A4 H02W0501 arc: A5 H02W0701 arc: B0 H02E0301 arc: B1 H02E0301 arc: B2 H02E0301 arc: B3 H02E0301 arc: B4 V02S0701 arc: B5 H00L0000 arc: B6 H02E0101 arc: C0 V02N0601 arc: C1 V02N0601 arc: C2 V02N0601 arc: C3 V02N0601 arc: C4 V02S0201 arc: C5 S1_V02N0201 arc: C6 V00B0100 arc: CLK1 G_HPBX0000 arc: D0 W1_H02E0001 arc: D1 W1_H02E0001 arc: D2 W1_H02E0001 arc: D3 W1_H02E0001 arc: D4 H00L0100 arc: D5 H02W0001 arc: D6 V02N0401 arc: D7 H02W0201 arc: E1_H01E0001 F6 arc: E1_H02E0201 Q2 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F5D_SLICE arc: H01W0100 Q3 arc: LSR1 V00T0000 arc: M6 V00T0100 arc: MUXCLK0 CLK1 arc: MUXCLK1 CLK1 arc: S1_V02S0201 Q0 arc: V01S0000 Q1 word: SLICED.K0.INIT 0011001100001111 word: SLICED.K1.INIT 0000000011111111 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK .tile R48C20:PLC2 arc: E1_H02E0001 N1_V01S0000 arc: E1_H02E0101 N3_V06S0103 arc: E1_H02E0201 W3_H06E0103 arc: E1_H02E0301 E3_H06W0003 arc: E1_H02E0401 H01E0001 arc: E1_H02E0501 V02S0501 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0303 N1_V01S0100 arc: H00L0100 S1_V02N0301 arc: H00R0000 W1_H02E0601 arc: H00R0100 V02N0501 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0201 N3_V06S0103 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0401 W1_H02E0401 arc: N1_V02N0501 S3_V06N0303 arc: N1_V02N0701 N3_V06S0203 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0001 N1_V02S0501 arc: S1_V02S0101 N3_V06S0103 arc: S1_V02S0201 H02E0201 arc: S1_V02S0301 W1_H02E0301 arc: S1_V02S0401 E1_H02W0401 arc: S1_V02S0501 W1_H02E0501 arc: S1_V02S0601 H02W0601 arc: S1_V02S0701 E1_H02W0701 arc: S3_V06S0003 H06E0003 arc: S3_V06S0103 H06E0103 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0303 arc: V00B0100 E1_H02W0501 arc: V00T0000 V02S0401 arc: V00T0100 S1_V02N0501 arc: V01S0100 S3_V06N0303 arc: W1_H02W0001 V02N0001 arc: W1_H02W0101 V02N0101 arc: W1_H02W0201 E1_H02W0701 arc: W1_H02W0401 S3_V06N0203 arc: W1_H02W0501 V01N0101 arc: W1_H02W0601 S3_V06N0303 arc: W1_H02W0701 S1_V02N0701 arc: W3_H06W0003 V01N0001 arc: A1 H00L0100 arc: A3 W1_H02E0701 arc: B0 V00T0000 arc: B1 V00T0000 arc: B3 H01W0100 arc: B5 E1_H02W0301 arc: B7 H02E0101 arc: C0 N1_V02S0401 arc: C1 H00R0100 arc: C3 F4 arc: C4 V00T0100 arc: C5 V02S0201 arc: C6 E1_H01E0101 arc: C7 F4 arc: CE1 H02W0101 arc: CE2 E1_H02W0101 arc: CE3 H02W0101 arc: CLK0 G_HPBX0000 arc: D0 V00B0100 arc: D1 S1_V02N0201 arc: D2 H00R0000 arc: D3 V02S0001 arc: D4 H02W0201 arc: D5 H02W0001 arc: D6 E1_H02W0201 arc: D7 V02S0601 arc: E1_H01E0001 F5 arc: E1_H01E0101 Q7 arc: E3_H06E0103 Q2 arc: E3_H06E0203 Q7 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q5 arc: H01W0100 F0 arc: M2 H02E0601 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F1 arc: N1_V01N0101 Q2 arc: N3_V06N0103 Q2 arc: V01S0000 Q2 arc: W3_H06W0103 Q2 arc: W3_H06W0303 F6 word: SLICEA.K0.INIT 0000111100000011 word: SLICEA.K1.INIT 0000000100000011 word: SLICED.K0.INIT 0000111111110000 word: SLICED.K1.INIT 1111000011111100 word: SLICEC.K0.INIT 1111000000000000 word: SLICEC.K1.INIT 0000110000111111 word: SLICEB.K0.INIT 1111111100000000 word: SLICEB.K1.INIT 1111101011111110 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 .tile R48C21:PLC2 arc: E1_H02E0001 W1_H02E0501 arc: E1_H02E0101 S3_V06N0103 arc: E1_H02E0301 W1_H02E0301 arc: E1_H02E0401 V02S0401 arc: E1_H02E0501 N3_V06S0303 arc: E1_H02E0601 N1_V02S0601 arc: E1_H02E0701 W1_H02E0701 arc: E3_H06E0203 W3_H06E0203 arc: H00L0100 V02N0101 arc: H00R0000 H02W0401 arc: H00R0100 V02S0501 arc: N1_V02N0101 H02E0101 arc: N1_V02N0301 V01N0101 arc: N1_V02N0401 V01N0001 arc: N1_V02N0701 S3_V06N0203 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S1_V02N0101 arc: N3_V06N0303 W3_H06E0303 arc: S1_V02S0001 H01E0001 arc: S1_V02S0101 H02E0101 arc: S1_V02S0201 H06E0103 arc: S1_V02S0301 E1_H02W0301 arc: S1_V02S0401 N1_V02S0101 arc: S1_V02S0501 E1_H02W0501 arc: S1_V02S0601 E1_H02W0601 arc: S1_V02S0701 N1_V01S0100 arc: S3_V06S0103 N1_V02S0201 arc: S3_V06S0203 H06E0203 arc: S3_V06S0303 N1_V02S0501 arc: V00B0100 H02E0501 arc: W1_H02W0001 S3_V06N0003 arc: W1_H02W0101 V02N0101 arc: W1_H02W0201 H01E0001 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0401 V02N0401 arc: W1_H02W0501 V02N0501 arc: W1_H02W0601 N1_V01S0000 arc: W3_H06W0103 E3_H06W0003 arc: A1 E1_H01E0001 arc: A7 N1_V02S0101 arc: B1 V02S0101 arc: B5 V00B0100 arc: B7 H02E0101 arc: C1 N1_V01N0001 arc: C2 H02W0601 arc: C3 H00R0100 arc: C4 V02N0001 arc: C5 E1_H01E0101 arc: C7 W1_H02E0401 arc: CE0 H00L0100 arc: CE2 H00L0100 arc: CLK0 G_HPBX0000 arc: D0 F2 arc: D1 V00T0100 arc: D2 H00R0000 arc: D3 N1_V01S0000 arc: D4 H02W0201 arc: D5 H01W0000 arc: D7 V02N0601 arc: E1_H01E0001 F2 arc: E1_H01E0101 F7 arc: E3_H06E0003 Q0 arc: F0 F5A_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H01W0000 F3 arc: M0 W1_H02E0601 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0001 F7 arc: N1_V01N0101 Q0 arc: N1_V02N0501 Q5 arc: S3_V06S0003 Q0 arc: V00T0100 F3 arc: V01S0000 Q5 arc: W3_H06W0003 Q0 arc: W3_H06W0203 F4 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000100000011 word: SLICEC.K0.INIT 0000111111110000 word: SLICEC.K1.INIT 1111111100001100 word: SLICEB.K0.INIT 1111000000000000 word: SLICEB.K1.INIT 1111000000000000 word: SLICEA.K0.INIT 1111111100000000 word: SLICEA.K1.INIT 1111111110101110 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 .tile R48C22:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: E1_H02E0201 W1_H02E0201 arc: E1_H02E0301 W1_H02E0301 arc: E1_H02E0401 S3_V06N0203 arc: E1_H02E0501 V02S0501 arc: E1_H02E0701 N1_V01S0100 arc: E3_H06E0203 V06N0203 arc: H00L0000 V02N0001 arc: H00L0100 W1_H02E0101 arc: H00R0000 V02N0601 arc: H00R0100 V02N0701 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0001 H06E0003 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0401 H06W0203 arc: N1_V02N0501 E1_H01W0100 arc: N1_V02N0701 S1_V02N0701 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 H06E0003 arc: S1_V02S0101 N1_V02S0001 arc: S1_V02S0201 W3_H06E0103 arc: S1_V02S0301 N1_V02S0301 arc: S1_V02S0701 V01N0101 arc: S3_V06S0103 H06E0103 arc: S3_V06S0203 E1_H01W0000 arc: V00B0000 H02E0401 arc: V00B0100 N1_V02S0301 arc: V00T0000 H02W0001 arc: V00T0100 H02E0301 arc: V01S0100 S3_V06N0303 arc: W1_H02W0101 V02S0101 arc: W1_H02W0201 N3_V06S0103 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0401 W3_H06E0203 arc: W1_H02W0501 V01N0101 arc: W1_H02W0601 E1_H02W0301 arc: W1_H02W0701 E1_H02W0601 arc: W3_H06W0203 E1_H02W0701 arc: A6 V02N0301 arc: A7 V02S0301 arc: B2 V01N0001 arc: B3 W1_H02E0101 arc: B4 H02W0101 arc: B6 V00T0000 arc: B7 E1_H02W0101 arc: C2 H00L0100 arc: C3 S1_V02N0601 arc: C4 W1_H02E0401 arc: C6 E1_H01E0101 arc: C7 V00T0100 arc: CE0 H00L0000 arc: CLK0 G_HPBX0000 arc: D2 S1_V02N0001 arc: D3 H00R0000 arc: D4 N1_V02S0601 arc: D5 W1_H02E0001 arc: D6 H02W0201 arc: D7 H02E0001 arc: E1_H01E0101 F7 arc: F0 F5A_SLICE arc: F1 FXA_SLICE arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: M0 V00B0000 arc: M1 H00R0100 arc: M2 V00B0000 arc: M4 V00B0100 arc: MUXCLK0 CLK0 arc: N3_V06N0103 Q1 arc: N3_V06N0203 F4 arc: S1_V02S0401 F4 arc: S1_V02S0601 F6 arc: V01S0000 F6 arc: W3_H06W0103 F1 word: SLICED.K0.INIT 0111000000000000 word: SLICED.K1.INIT 0001001101011111 word: SLICEA.K0.INIT 1111111111111111 word: SLICEA.K1.INIT 1111111111111111 word: SLICEB.K0.INIT 1111001100000000 word: SLICEB.K1.INIT 1111000011000000 word: SLICEC.K0.INIT 1100111100000011 word: SLICEC.K1.INIT 1111111100000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 .tile R48C23:PLC2 arc: E1_H02E0001 W1_H02E0501 arc: E1_H02E0101 V02S0101 arc: E1_H02E0201 V02S0201 arc: E1_H02E0401 V06S0203 arc: E1_H02E0501 E1_H01W0100 arc: E1_H02E0601 V02N0601 arc: E1_H02E0701 W1_H02E0701 arc: E3_H06E0103 W3_H06E0003 arc: E3_H06E0203 W3_H06E0203 arc: H00L0000 V02S0001 arc: H00L0100 V02N0101 arc: H00R0100 V02S0701 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0001 H06E0003 arc: N1_V02N0101 W1_H02E0101 arc: N1_V02N0201 H02E0201 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0401 H01E0001 arc: N1_V02N0501 V01N0101 arc: N1_V02N0601 S1_V02N0301 arc: N1_V02N0701 S1_V02N0701 arc: N3_V06N0103 S1_V02N0101 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S1_V02N0601 arc: S1_V02S0101 N1_V02S0001 arc: S1_V02S0401 N1_V02S0401 arc: S1_V02S0701 E1_H02W0701 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 H06E0303 arc: V00B0000 V02N0001 arc: V00B0100 H02E0501 arc: V00T0000 V02S0401 arc: V01S0000 S3_V06N0103 arc: W1_H02W0001 V02N0001 arc: W1_H02W0101 N1_V02S0101 arc: W1_H02W0201 E1_H01W0000 arc: W1_H02W0301 S3_V06N0003 arc: W1_H02W0501 N3_V06S0303 arc: W1_H02W0601 W3_H06E0303 arc: W3_H06W0103 N3_V06S0103 arc: W3_H06W0303 N1_V01S0100 arc: A0 E1_H01E0001 arc: A1 V02N0501 arc: A3 H00L0100 arc: A4 V00T0100 arc: A5 V00T0000 arc: B0 E1_H02W0301 arc: B1 V02S0101 arc: B3 H02E0301 arc: B4 V00B0100 arc: B5 S1_V02N0501 arc: C0 V02N0601 arc: C1 W1_H02E0601 arc: C3 H00L0000 arc: C4 E1_H01E0101 arc: C5 S1_V02N0001 arc: CE0 H00R0100 arc: CLK0 G_HPBX0000 arc: D0 H02W0201 arc: D1 V01S0100 arc: D3 V00B0100 arc: D4 V02N0401 arc: D5 V00B0000 arc: E1_H01E0001 Q1 arc: E1_H01E0101 F5 arc: E3_H06E0003 F0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: H01W0000 F4 arc: H01W0100 F3 arc: LSR0 H02W0501 arc: LSR1 H02W0501 arc: M6 H02W0401 arc: MUXCLK0 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR3 LSR0 arc: S1_V02S0601 Q6 arc: V00T0100 Q1 arc: V01S0100 F4 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0001010100111111 word: SLICEA.K0.INIT 0011001101011111 word: SLICEA.K1.INIT 0010101001101110 word: SLICEC.K0.INIT 0111000000000000 word: SLICEC.K1.INIT 0001001101011111 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET SET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ .tile R48C24:PLC2 arc: E1_H02E0001 V02S0001 arc: E1_H02E0101 V02S0101 arc: E1_H02E0201 V02S0201 arc: E1_H02E0301 N3_V06S0003 arc: E1_H02E0501 V02S0501 arc: H00L0000 H02W0001 arc: H00R0000 H02E0401 arc: H00R0100 N1_V02S0501 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0101 E1_H01W0100 arc: N1_V02N0301 N1_V01S0100 arc: N1_V02N0401 W1_H02E0401 arc: N1_V02N0501 S1_V02N0501 arc: N1_V02N0701 V01N0101 arc: N3_V06N0003 S1_V02N0301 arc: S1_V02S0201 H02W0201 arc: S1_V02S0301 E3_H06W0003 arc: S1_V02S0501 N1_V02S0401 arc: S1_V02S0601 H02W0601 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N1_V01S0100 arc: S3_V06S0203 N1_V02S0701 arc: S3_V06S0303 W3_H06E0303 arc: V00B0000 E1_H02W0601 arc: V00B0100 W1_H02E0501 arc: V00T0000 S1_V02N0601 arc: V00T0100 V02S0501 arc: W1_H02W0101 E1_H02W0001 arc: W1_H02W0201 E1_H02W0701 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0401 E1_H02W0401 arc: W1_H02W0501 V02S0501 arc: W1_H02W0601 S3_V06N0303 arc: W1_H02W0701 S3_V06N0203 arc: W3_H06W0003 E3_H06W0303 arc: W3_H06W0203 N1_V01S0000 arc: W3_H06W0303 V06N0303 arc: A3 H02W0501 arc: A4 H02E0501 arc: A5 H02E0701 arc: A6 N1_V01N0101 arc: A7 W1_H02E0701 arc: B0 V02S0301 arc: B3 H02W0101 arc: B4 H00L0000 arc: B5 H02E0101 arc: B6 V00B0000 arc: B7 S1_V02N0701 arc: C0 H02W0401 arc: C3 H00R0100 arc: C4 H02E0601 arc: C5 S1_V02N0001 arc: C6 H02E0601 arc: C7 S1_V02N0001 arc: CE0 V02N0201 arc: CE2 H00R0000 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: D0 H02E0001 arc: D1 S1_V02N0201 arc: D3 V00B0100 arc: D4 V02S0401 arc: D5 H02E0201 arc: D6 V02S0401 arc: D7 V02S0601 arc: E1_H01E0101 F4 arc: E1_H02E0401 F6 arc: E3_H06E0003 Q0 arc: F0 F5A_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F3 arc: H01W0100 Q5 arc: LSR0 V00T0100 arc: LSR1 V00T0100 arc: M0 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR2 LSR1 arc: MUXLSR3 LSR0 arc: N1_V01N0001 Q0 arc: N1_V01N0101 Q7 arc: N3_V06N0203 Q7 arc: N3_V06N0303 Q5 arc: S1_V02S0001 Q0 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0001010100111111 word: SLICED.K0.INIT 0011001101011111 word: SLICED.K1.INIT 0010101001101110 word: SLICEC.K0.INIT 0011001101011111 word: SLICEC.K1.INIT 0010101001101110 word: SLICEA.K0.INIT 1100000011111111 word: SLICEA.K1.INIT 1111111100000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 .tile R48C25:PLC2 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0101 W1_H02E0101 arc: E1_H02E0201 S1_V02N0201 arc: E1_H02E0401 E1_H01W0000 arc: E1_H02E0501 E1_H01W0100 arc: E1_H02E0701 W3_H06E0203 arc: E3_H06E0003 S3_V06N0003 arc: E3_H06E0103 S3_V06N0103 arc: E3_H06E0303 N1_V01S0100 arc: H00L0000 N1_V02S0001 arc: H00L0100 S1_V02N0301 arc: H00R0000 H02E0401 arc: H00R0100 E1_H02W0701 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0301 N1_V01S0100 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0601 N3_V06S0303 arc: S1_V02S0201 H02W0201 arc: S1_V02S0301 H02E0301 arc: S1_V02S0401 H06W0203 arc: S1_V02S0701 N3_V06S0203 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 N1_V01S0100 arc: V00B0000 N1_V02S0201 arc: V00B0100 V02N0301 arc: V00T0000 S1_V02N0401 arc: V00T0100 S1_V02N0501 arc: W1_H02W0001 E1_H02W0001 arc: W1_H02W0101 V06S0103 arc: W1_H02W0201 V02S0201 arc: W1_H02W0301 E1_H02W0201 arc: W1_H02W0401 V01N0001 arc: W1_H02W0501 V01N0101 arc: W1_H02W0601 V06N0303 arc: W1_H02W0701 N3_V06S0203 arc: W3_H06W0003 S3_V06N0003 arc: B0 V02S0101 arc: B2 N1_V02S0301 arc: B4 H02E0101 arc: B6 V00B0000 arc: C0 H00L0000 arc: C2 H00L0000 arc: C4 N1_V02S0001 arc: C6 N1_V02S0001 arc: CE0 H02W0101 arc: CE1 H02W0101 arc: CE2 H02W0101 arc: CE3 H02W0101 arc: CLK0 G_HPBX0000 arc: D0 H00R0000 arc: D1 V00T0100 arc: D2 H01E0101 arc: D3 V00B0100 arc: D4 H00R0100 arc: D5 H00L0100 arc: D6 H02E0001 arc: D7 V02N0401 arc: E1_H01E0001 Q0 arc: F0 F5A_SLICE arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: F6 F5D_SLICE arc: H01W0100 Q2 arc: LSR0 H02E0501 arc: LSR1 H02E0501 arc: M0 V00T0000 arc: M2 V00T0000 arc: M4 V00T0000 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR1 LSR0 arc: MUXLSR2 LSR1 arc: MUXLSR3 LSR0 arc: N1_V01N0001 Q6 arc: N1_V01N0101 Q0 arc: S1_V02S0001 Q2 arc: S1_V02S0601 Q4 arc: S3_V06S0103 Q2 arc: V01S0000 Q0 arc: V01S0100 Q6 arc: W3_H06W0203 Q4 word: SLICEB.K0.INIT 1100000011111111 word: SLICEB.K1.INIT 1111111100000000 word: SLICED.K0.INIT 1100000011111111 word: SLICED.K1.INIT 1111111100000000 word: SLICEA.K0.INIT 1100000011111111 word: SLICEA.K1.INIT 1111111100000000 word: SLICEC.K0.INIT 1100000011111111 word: SLICEC.K1.INIT 1111111100000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 .tile R48C26:PLC2 arc: E1_H02E0301 S3_V06N0003 arc: E1_H02E0601 V02N0601 arc: E3_H06E0103 S3_V06N0103 arc: E3_H06E0203 W3_H06E0103 arc: H00L0000 H02E0201 arc: H00L0100 E1_H02W0101 arc: H00R0000 V02S0401 arc: H00R0100 V02S0501 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0601 S1_V02N0601 arc: N1_V02N0701 E1_H02W0701 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 W3_H06E0203 arc: S1_V02S0001 H01E0001 arc: S1_V02S0101 N1_V02S0101 arc: S1_V02S0201 N3_V06S0103 arc: S1_V02S0301 N1_V01S0100 arc: S1_V02S0401 N1_V01S0000 arc: S1_V02S0501 N1_V02S0401 arc: S1_V02S0601 N1_V02S0601 arc: S1_V02S0701 V01N0101 arc: S3_V06S0103 W3_H06E0103 arc: S3_V06S0203 H01E0001 arc: V00B0000 H02E0401 arc: V00B0100 V02S0301 arc: V00T0000 V02S0401 arc: V00T0100 V02N0701 arc: W1_H02W0001 V02N0001 arc: W1_H02W0101 V01N0101 arc: W1_H02W0201 V02S0201 arc: W1_H02W0401 N3_V06S0203 arc: W1_H02W0601 E1_H01W0000 arc: W1_H02W0701 V02N0701 arc: W3_H06W0003 V06S0003 arc: A0 E1_H01E0001 arc: A1 H02E0701 arc: A2 H02E0501 arc: A3 H00L0100 arc: A5 V00B0000 arc: A6 N1_V01N0101 arc: A7 H00L0000 arc: B0 E1_H01W0100 arc: B1 V00T0000 arc: B2 E1_H02W0301 arc: B3 H00R0000 arc: B5 V00B0100 arc: B6 H02W0301 arc: B7 H02E0101 arc: C0 E1_H02W0601 arc: C1 H02W0601 arc: C2 E1_H02W0601 arc: C3 H02W0601 arc: C5 V02S0001 arc: C6 E1_H02W0601 arc: C7 H02W0601 arc: CE0 V02S0201 arc: CE1 V02S0201 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: D0 V00T0100 arc: D1 H02E0001 arc: D2 V00T0100 arc: D3 N1_V02S0201 arc: D5 V02S0601 arc: D6 V02N0401 arc: D7 W1_H02E0201 arc: E1_H01E0001 Q1 arc: E1_H01E0101 F6 arc: E1_H02E0201 F2 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q7 arc: H01W0100 Q3 arc: LSR0 H02W0501 arc: LSR1 H02W0501 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR1 LSR1 arc: MUXLSR3 LSR0 arc: N1_V01N0001 F5 arc: N1_V01N0101 Q7 arc: N1_V02N0301 Q3 arc: V01S0000 F0 arc: V01S0100 Q1 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0001010100111111 word: SLICEB.K0.INIT 0011001101011111 word: SLICEB.K1.INIT 0010101001101110 word: SLICEA.K0.INIT 0011001101011111 word: SLICEA.K1.INIT 0010101001101110 word: SLICED.K0.INIT 0011001101011111 word: SLICED.K1.INIT 0010101001101110 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ .tile R48C27:PLC2 arc: E1_H02E0201 S1_V02N0201 arc: E1_H02E0401 V02N0401 arc: E1_H02E0701 W3_H06E0203 arc: E3_H06E0003 S3_V06N0003 arc: E3_H06E0103 W3_H06E0003 arc: H00R0000 E1_H02W0601 arc: H00R0100 V02N0701 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0301 H02E0301 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0501 S3_V06N0303 arc: N1_V02N0601 S1_V02N0601 arc: N1_V02N0701 N3_V06S0203 arc: S1_V02S0001 W3_H06E0003 arc: S1_V02S0101 V01N0101 arc: S1_V02S0201 H02E0201 arc: S1_V02S0301 N3_V06S0003 arc: S1_V02S0501 H01E0101 arc: S1_V02S0601 H02E0601 arc: S3_V06S0003 H06E0003 arc: V00B0000 H02W0401 arc: V00B0100 H02W0501 arc: V00T0000 E1_H02W0201 arc: V00T0100 V02N0501 arc: V01S0000 N3_V06S0103 arc: W1_H02W0001 E1_H01W0000 arc: W1_H02W0301 E1_H01W0100 arc: W1_H02W0501 V02S0501 arc: W1_H02W0601 N1_V02S0601 arc: W3_H06W0003 S3_V06N0003 arc: A5 V00B0000 arc: B5 H00R0000 arc: C5 V02S0001 arc: CE0 H00R0000 arc: CE1 H00R0000 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: D5 H00R0100 arc: F5 F5_SLICE arc: H01W0000 Q6 arc: H01W0100 Q2 arc: M0 V00B0100 arc: M2 V00T0100 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: W1_H02W0201 Q0 arc: W1_H02W0701 F5 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0101010100111111 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 .tile R48C28:PLC2 arc: E3_H06E0203 W3_H06E0203 arc: H00R0000 V02N0601 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0201 H02E0201 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0401 H02W0401 arc: N1_V02N0501 H06E0303 arc: N1_V02N0601 S3_V06N0303 arc: N1_V02N0701 H02E0701 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 H02W0001 arc: S1_V02S0101 N1_V02S0101 arc: S1_V02S0201 V01N0001 arc: S1_V02S0301 V01N0101 arc: S1_V02S0501 N1_V02S0401 arc: S3_V06S0003 N3_V06S0303 arc: V00B0100 V02N0101 arc: V00T0000 S1_V02N0601 arc: V00T0100 H02W0301 arc: W1_H02W0101 V02S0101 arc: W1_H02W0301 E1_H01W0100 arc: W1_H02W0501 N1_V02S0501 arc: W1_H02W0601 V02N0601 arc: W1_H02W0701 V02N0701 arc: W3_H06W0203 V01N0001 arc: CE0 H00R0000 arc: CE1 H00R0000 arc: CE2 V02N0601 arc: CE3 V02N0601 arc: CLK0 G_HPBX0000 arc: H01W0000 Q4 arc: H01W0100 Q0 arc: M0 V00B0100 arc: M2 V00T0000 arc: M4 H02E0401 arc: M6 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: V01S0100 Q2 arc: W1_H02W0401 Q6 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R48C29:PLC2 arc: E1_H02E0001 S3_V06N0003 arc: E1_H02E0501 V02N0501 arc: E1_H02E0701 W3_H06E0203 arc: H00L0000 V02N0001 arc: H00L0100 V02N0101 arc: H00R0000 V02S0401 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0301 N1_V01S0100 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0101 N3_V06S0103 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 W3_H06E0103 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 S1_V02N0001 arc: V00B0100 S1_V02N0301 arc: V01S0000 N3_V06S0103 arc: W1_H02W0001 W3_H06E0003 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0301 S3_V06N0003 arc: W1_H02W0401 V06N0203 arc: W1_H02W0601 V02N0601 arc: A1 H00L0000 arc: B1 V02S0301 arc: C1 H00L0100 arc: CE2 V02N0601 arc: CLK0 G_HPBX0000 arc: D1 H00R0000 arc: E1_H01E0001 F1 arc: F1 F1_SLICE arc: H01W0100 Q4 arc: M4 V00B0100 arc: M6 V00B0000 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q6 arc: N3_V06N0303 Q6 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000011101110111 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 .tile R48C30:PLC2 arc: E1_H02E0201 N1_V01S0000 arc: E1_H02E0501 S1_V02N0501 arc: H00R0100 H02W0701 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0001 E1_H01W0000 arc: N1_V02N0301 N3_V06S0003 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0601 S3_V06N0303 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0001 S3_V06N0003 arc: S1_V02S0201 H01E0001 arc: S1_V02S0401 N3_V06S0203 arc: S1_V02S0701 H02E0701 arc: S3_V06S0103 H06E0103 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 S1_V02N0201 arc: V00B0100 H02E0501 arc: V00T0000 V02N0401 arc: CE0 E1_H02W0101 arc: CE1 H00R0100 arc: CE2 H00R0100 arc: CE3 E1_H02W0101 arc: CLK0 G_HPBX0000 arc: E1_H01E0001 Q6 arc: E1_H01E0101 Q2 arc: M0 V00T0000 arc: M2 V00B0000 arc: M4 V00B0100 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q4 arc: N1_V02N0201 Q0 arc: S3_V06S0003 Q0 arc: V01S0000 Q6 arc: V01S0100 Q4 arc: W3_H06W0003 Q0 arc: W3_H06W0303 Q6 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R48C31:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: E1_H02E0201 W3_H06E0103 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0303 W3_H06E0303 arc: N1_V02N0001 W3_H06E0003 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0401 E1_H01W0000 arc: N1_V02N0501 W3_H06E0303 arc: N1_V02N0601 H01E0001 arc: N1_V02N0701 H01E0101 arc: N3_V06N0003 S1_V02N0001 arc: N3_V06N0103 S3_V06N0003 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0101 H01E0101 arc: S1_V02S0501 N1_V02S0501 arc: S1_V02S0601 W3_H06E0303 arc: S3_V06S0303 N1_V02S0601 arc: V00B0000 H02W0601 arc: V00B0100 V02N0301 arc: W1_H02W0701 N1_V02S0701 arc: A3 V00B0000 arc: B2 H00R0000 arc: B3 H00L0000 arc: C2 V02N0401 arc: C3 H02W0401 arc: CE2 S1_V02N0601 arc: CLK0 G_HPBX0000 arc: D2 E1_H02W0001 arc: D3 H02E0201 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: H00L0000 F2 arc: H00R0000 Q4 arc: H01W0000 F3 arc: LSR1 H02E0501 arc: M4 V00B0100 arc: MUXCLK2 CLK0 arc: MUXLSR2 LSR1 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 1100000011001100 word: SLICEB.K1.INIT 1000010000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 .tile R48C32:PLC2 arc: H00R0000 V02N0401 arc: H01W0000 W3_H06E0103 arc: N1_V02N0001 H02W0001 arc: N1_V02N0401 V01N0001 arc: N1_V02N0601 S1_V02N0301 arc: N1_V02N0701 N1_V01S0100 arc: N3_V06N0003 S3_V06N0003 arc: S1_V02S0501 V01N0101 arc: S3_V06S0203 W3_H06E0203 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 S1_V02N0001 arc: V00T0000 H02E0201 arc: V00T0100 S1_V02N0501 arc: W1_H02W0101 V02N0101 arc: W1_H02W0401 H01E0001 arc: CE0 V02S0201 arc: CE1 V02S0201 arc: CE2 V02S0601 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: M0 V00T0100 arc: M2 V00B0000 arc: M4 V00T0000 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q2 arc: N1_V02N0201 Q0 arc: V01S0100 Q4 arc: W1_H02W0601 Q6 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R48C33:PLC2 arc: N1_V02N0201 S1_V02N0201 arc: W1_H02W0001 W3_H06E0003 .tile R48C34:PLC2 arc: E3_H06E0303 W3_H06E0203 arc: N3_V06N0003 H06E0003 arc: S3_V06S0003 H06E0003 .tile R48C36:PLC2 arc: N1_V02N0601 H02W0601 .tile R48C37:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: E3_H06E0003 W3_H06E0003 arc: N1_V02N0601 H06E0303 arc: N3_V06N0003 W3_H06E0003 arc: W1_H02W0601 W3_H06E0303 .tile R48C38:PLC2 arc: N1_V02N0601 H01E0001 .tile R48C3:PLC2 arc: E1_H02E0001 E3_H06W0003 arc: E1_H02E0401 V02N0401 arc: E1_H02E0501 N3_V06S0303 arc: E1_H02E0601 W1_H02E0601 arc: N1_V02N0201 N1_V01S0000 arc: N1_V02N0301 H06W0003 arc: N3_V06N0003 H06W0003 arc: S1_V02S0401 N3_V06S0203 .tile R48C40:PLC2 arc: N3_V06N0003 H06E0003 .tile R48C43:PLC2 arc: N3_V06N0003 W3_H06E0003 .tile R48C4:PLC2 arc: E1_H02E0101 E3_H06W0103 arc: E1_H02E0201 V01N0001 arc: E1_H02E0401 E3_H06W0203 arc: E1_H02E0501 S1_V02N0501 arc: E1_H02E0601 E3_H06W0303 arc: E1_H02E0701 V06S0203 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0201 H06W0103 arc: N1_V02N0601 E1_H02W0601 arc: N1_V02N0701 E3_H06W0203 arc: N3_V06N0303 S3_V06N0203 arc: V01S0000 N3_V06S0103 .tile R48C5:PLC2 arc: E1_H02E0101 W1_H02E0001 arc: E1_H02E0301 E3_H06W0003 arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0601 V02N0601 arc: E1_H02E0701 V01N0101 arc: E3_H06E0303 N1_V01S0100 arc: H00R0000 W1_H02E0401 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0201 N1_V01S0000 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0401 N3_V06S0203 arc: N1_V02N0501 H02W0501 arc: N3_V06N0203 E1_H01W0000 arc: N3_V06N0303 E1_H01W0100 arc: S1_V02S0101 N1_V02S0001 arc: S1_V02S0201 V01N0001 arc: S1_V02S0501 W1_H02E0501 arc: S1_V02S0701 S3_V06N0203 arc: S3_V06S0203 N3_V06S0103 arc: V00B0000 E1_H02W0601 arc: V00B0100 V02N0301 arc: V00T0000 H02E0201 arc: V00T0100 H02W0101 arc: A3 V02N0501 arc: B3 S1_V02N0101 arc: C2 N1_V01N0001 arc: C3 N1_V01N0001 arc: CE0 H00R0000 arc: CE2 H00R0000 arc: CLK0 G_HPBX0000 arc: D2 V00T0100 arc: D3 V00T0100 arc: E1_H01E0001 Q6 arc: E1_H01E0101 Q4 arc: E1_H02E0001 F2 arc: F2 F5B_SLICE arc: M0 V00B0100 arc: M2 W1_H02E0601 arc: M4 V00T0000 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V02N0601 Q6 arc: N3_V06N0003 Q0 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 1111000011111111 word: SLICEB.K1.INIT 1110000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 .tile R48C6:PLC2 arc: E1_H01E0101 E3_H06W0203 arc: E1_H02E0001 H01E0001 arc: E1_H02E0101 S3_V06N0103 arc: E1_H02E0201 W1_H02E0701 arc: E1_H02E0401 W1_H02E0101 arc: E1_H02E0501 S1_V02N0501 arc: E1_H02E0601 N1_V02S0601 arc: E1_H02E0701 V02N0701 arc: H00L0100 S1_V02N0301 arc: H00R0000 H02E0601 arc: N1_V02N0001 V01N0001 arc: N1_V02N0101 H01E0101 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0301 E1_H01W0100 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0601 H02E0601 arc: N1_V02N0701 H02E0701 arc: N3_V06N0003 E1_H01W0000 arc: N3_V06N0103 H06W0103 arc: S1_V02S0001 S3_V06N0003 arc: S1_V02S0101 E1_H02W0101 arc: S1_V02S0201 S3_V06N0103 arc: S1_V02S0301 V01N0101 arc: S1_V02S0601 H02E0601 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0203 N3_V06S0203 arc: V00B0100 N1_V02S0301 arc: V00T0000 S1_V02N0601 arc: V00T0100 V02N0501 arc: W1_H02W0101 N1_V01S0100 arc: W1_H02W0501 N1_V01S0100 arc: W1_H02W0601 N1_V01S0000 arc: A1 W1_H02E0501 arc: A5 V00T0100 arc: A6 N1_V01N0101 arc: B1 V02S0301 arc: B2 H02W0301 arc: B4 H02W0301 arc: B5 V02S0501 arc: B6 V00B0100 arc: C1 W1_H02E0401 arc: C2 H02W0401 arc: C3 N1_V01N0001 arc: C4 V02S0001 arc: C5 H02E0401 arc: C6 V02N0001 arc: C7 V00T0000 arc: CE0 H00R0000 arc: CE1 H00R0000 arc: CE2 H00R0000 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: D1 F2 arc: D2 V02N0201 arc: D3 H02W0001 arc: D4 V02N0601 arc: D5 V00B0000 arc: D6 H00L0100 arc: D7 S1_V02N0401 arc: E1_H01E0001 F6 arc: E3_H06E0003 F3 arc: E3_H06E0103 Q2 arc: E3_H06E0203 Q7 arc: E3_H06E0303 Q5 arc: F0 F5A_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q0 arc: H01W0100 F6 arc: M0 W1_H02E0601 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q2 arc: N1_V01N0101 Q7 arc: N3_V06N0203 Q4 arc: N3_V06N0303 Q5 arc: S1_V02S0701 Q7 arc: S3_V06S0103 Q2 arc: V00B0000 F4 arc: V01S0000 Q0 arc: V01S0100 Q5 arc: W1_H02W0001 Q0 arc: W3_H06W0003 Q0 word: SLICED.K0.INIT 0011010100110011 word: SLICED.K1.INIT 1111000000000000 word: SLICEB.K0.INIT 1100111111000000 word: SLICEB.K1.INIT 0000111111110000 word: SLICEC.K0.INIT 1100111111000000 word: SLICEC.K1.INIT 1100111000001010 word: SLICEA.K0.INIT 1111111111111111 word: SLICEA.K1.INIT 1111100010001000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 .tile R48C7:PLC2 arc: E1_H02E0001 W1_H02E0001 arc: E1_H02E0301 V02S0301 arc: E1_H02E0401 E3_H06W0203 arc: E1_H02E0601 S3_V06N0303 arc: E1_H02E0701 E1_H01W0100 arc: E3_H06E0003 V06S0003 arc: H00L0000 V02S0201 arc: H00L0100 W1_H02E0301 arc: H00R0000 H02W0401 arc: H00R0100 E1_H02W0701 arc: N1_V02N0001 E3_H06W0003 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0201 E3_H06W0103 arc: N1_V02N0301 H01E0101 arc: N1_V02N0501 H02W0501 arc: N3_V06N0203 H01E0001 arc: S1_V02S0001 E1_H01W0000 arc: S1_V02S0101 H02E0101 arc: S1_V02S0201 S3_V06N0103 arc: S1_V02S0401 E1_H02W0401 arc: S1_V02S0601 E1_H01W0000 arc: V00B0000 H02E0601 arc: V00B0100 S1_V02N0101 arc: V00T0000 H02E0201 arc: V00T0100 V02S0701 arc: V01S0000 S3_V06N0103 arc: V01S0100 N3_V06S0303 arc: W1_H02W0001 V02S0001 arc: W1_H02W0301 V01N0101 arc: W1_H02W0401 V02S0401 arc: W1_H02W0601 E3_H06W0303 arc: W3_H06W0103 V06S0103 arc: A4 H02E0701 arc: B0 W1_H02E0101 arc: B2 S1_V02N0301 arc: B4 E1_H02W0301 arc: B5 H00L0000 arc: B6 E1_H02W0101 arc: C0 H00L0100 arc: C2 H02E0401 arc: C4 N1_V02S0001 arc: C5 V00T0000 arc: C6 V02N0001 arc: CE2 H00R0000 arc: CLK0 G_HPBX0000 arc: D0 V00T0100 arc: D1 V00B0100 arc: D2 H02W0201 arc: D3 N1_V01S0000 arc: D4 H00R0100 arc: D5 H02W0001 arc: D6 H02W0201 arc: D7 H02E0001 arc: E1_H01E0001 F4 arc: E1_H01E0101 F5 arc: F0 F5A_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H01W0000 F2 arc: H01W0100 F6 arc: M0 E1_H02W0601 arc: M2 H02E0601 arc: M6 V00B0000 arc: MUXCLK2 CLK0 arc: N1_V01N0001 F5 arc: N3_V06N0003 F0 arc: W3_H06W0303 Q5 word: SLICEC.K0.INIT 0101100011111101 word: SLICEC.K1.INIT 0000110000111111 word: SLICED.K0.INIT 1100110011110000 word: SLICED.K1.INIT 1111111100000000 word: SLICEB.K0.INIT 1100110011110000 word: SLICEB.K1.INIT 1111111100000000 word: SLICEA.K0.INIT 1100110011110000 word: SLICEA.K1.INIT 1111111100000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 .tile R48C8:PLC2 arc: E1_H02E0001 V06N0003 arc: E1_H02E0101 V02S0101 arc: E1_H02E0201 V02N0201 arc: E1_H02E0301 E3_H06W0003 arc: E1_H02E0501 E1_H01W0100 arc: E1_H02E0701 N3_V06S0203 arc: E3_H06E0003 S3_V06N0003 arc: H00L0000 V02S0201 arc: H00L0100 H02E0301 arc: H00R0000 V02N0601 arc: H00R0100 H02W0501 arc: H01W0100 E3_H06W0303 arc: N1_V02N0101 E3_H06W0103 arc: N1_V02N0201 H06W0103 arc: N1_V02N0401 H02E0401 arc: N1_V02N0501 S3_V06N0303 arc: N1_V02N0601 N1_V01S0000 arc: N1_V02N0701 H02E0701 arc: N3_V06N0003 S1_V02N0001 arc: N3_V06N0203 E3_H06W0203 arc: S1_V02S0301 N3_V06S0003 arc: S1_V02S0401 N1_V02S0401 arc: S1_V02S0601 E1_H01W0000 arc: S1_V02S0701 H06W0203 arc: S3_V06S0003 N3_V06S0003 arc: V00B0000 V02S0001 arc: V00B0100 W1_H02E0501 arc: V00T0000 N1_V02S0601 arc: V00T0100 S1_V02N0501 arc: W1_H02W0001 H01E0001 arc: W1_H02W0101 V01N0101 arc: W1_H02W0201 V02N0201 arc: W1_H02W0401 V06N0203 arc: W1_H02W0501 E1_H02W0401 arc: A4 N1_V01N0101 arc: B0 S1_V02N0301 arc: B2 N1_V02S0101 arc: B4 H00L0000 arc: B6 V02N0501 arc: C0 S1_V02N0601 arc: C2 N1_V01S0100 arc: C4 N1_V02S0201 arc: C5 S1_V02N0001 arc: C6 N1_V02S0001 arc: CE1 H00R0000 arc: CE2 V02N0601 arc: CLK0 G_HPBX0000 arc: D0 V02N0201 arc: D1 V00T0100 arc: D2 E1_H02W0001 arc: D3 H01E0101 arc: D4 N1_V02S0401 arc: D5 H00L0100 arc: D6 H00R0100 arc: D7 H02W0001 arc: E1_H01E0101 F4 arc: F0 F5A_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H01W0000 Q5 arc: M0 V00B0100 arc: M2 V00T0000 arc: M6 V00B0000 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0001 Q5 arc: N1_V01N0101 Q5 arc: N3_V06N0103 Q2 arc: N3_V06N0303 Q5 arc: S1_V02S0001 F2 arc: S1_V02S0201 F0 arc: S3_V06S0303 Q5 arc: V01S0000 F6 word: SLICEC.K0.INIT 1001011101000011 word: SLICEC.K1.INIT 0000000011110000 word: SLICEB.K0.INIT 0000000011001111 word: SLICEB.K1.INIT 1111111100000000 word: SLICEA.K0.INIT 1100110011110000 word: SLICEA.K1.INIT 1111111100000000 word: SLICED.K0.INIT 1111110000001100 word: SLICED.K1.INIT 1111111100000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 .tile R48C9:PLC2 arc: E1_H02E0101 N1_V02S0101 arc: E1_H02E0201 V02S0201 arc: E1_H02E0301 V02N0301 arc: E1_H02E0401 V02N0401 arc: E1_H02E0601 V02N0601 arc: E1_H02E0701 S1_V02N0701 arc: E3_H06E0203 N3_V06S0203 arc: E3_H06E0303 V06S0303 arc: H00R0000 S1_V02N0601 arc: H00R0100 V02N0701 arc: H01W0000 E3_H06W0103 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0101 H06E0103 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0301 E3_H06W0003 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0601 V01N0001 arc: N1_V02N0701 V01N0101 arc: N3_V06N0003 S1_V02N0301 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 V01N0001 arc: S1_V02S0101 H02E0101 arc: S1_V02S0201 H06E0103 arc: S1_V02S0401 S3_V06N0203 arc: S1_V02S0501 N1_V02S0401 arc: S1_V02S0601 W1_H02E0601 arc: S1_V02S0701 H02E0701 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 N1_V01S0000 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 E1_H02W0601 arc: V00B0100 E1_H02W0501 arc: V00T0000 E1_H02W0201 arc: V00T0100 S1_V02N0501 arc: W1_H02W0101 V02N0101 arc: W1_H02W0301 H01E0101 arc: W1_H02W0401 E3_H06W0203 arc: W1_H02W0501 E3_H06W0303 arc: W1_H02W0601 E1_H02W0601 arc: W1_H02W0701 V02S0701 arc: W3_H06W0003 E1_H01W0000 arc: W3_H06W0103 E3_H06W0003 arc: A1 H02E0501 arc: B0 H02W0101 arc: B1 S1_V02N0101 arc: B2 V02S0101 arc: B4 E1_H02W0101 arc: B6 V00T0000 arc: C0 N1_V02S0601 arc: C1 V02S0601 arc: C2 H02W0601 arc: C4 E1_H02W0401 arc: C6 S1_V02N0001 arc: CLK0 G_HPBX0000 arc: D0 W1_H02E0001 arc: D1 V00B0100 arc: D2 V02S0001 arc: D3 H00R0000 arc: D4 H02E0201 arc: D5 E1_H01W0100 arc: D6 H00R0100 arc: D7 E1_H01W0100 arc: E1_H01E0001 F1 arc: E1_H01E0101 F0 arc: E1_H02E0001 F2 arc: E3_H06E0003 Q0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: F6 F5D_SLICE arc: H01W0100 F6 arc: LSR0 H02W0301 arc: M2 E1_H02W0601 arc: M4 V00T0100 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXLSR0 LSR0 arc: V01S0100 F4 arc: W1_H02W0001 F0 word: SLICEA.K0.INIT 1100000011001111 word: SLICEA.K1.INIT 0000000100001101 word: SLICED.K0.INIT 1111000011001100 word: SLICED.K1.INIT 1111111100000000 word: SLICEB.K0.INIT 0011001100001111 word: SLICEB.K1.INIT 0000000011111111 word: SLICEC.K0.INIT 1100110011110000 word: SLICEC.K1.INIT 1111111100000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 .tile R49C10:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0001 E3_H06W0003 arc: E1_H02E0101 W1_H02E0001 arc: E1_H02E0301 V02N0301 arc: E1_H02E0401 E1_H01W0000 arc: E1_H02E0601 E1_H01W0000 arc: H00R0000 E1_H02W0401 arc: H00R0100 W1_H02E0701 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 H06W0003 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0201 H02W0201 arc: N1_V02N0301 V01N0101 arc: N1_V02N0401 V01N0001 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0601 H02E0601 arc: N1_V02N0701 H02W0701 arc: N3_V06N0003 S1_V02N0001 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0201 N1_V02S0701 arc: S1_V02S0301 N1_V02S0201 arc: S1_V02S0401 H06W0203 arc: S1_V02S0601 N1_V02S0301 arc: S1_V02S0701 N3_V06S0203 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0303 N1_V02S0601 arc: V00B0000 N1_V02S0001 arc: V00B0100 N1_V02S0101 arc: V00T0100 N1_V02S0501 arc: W1_H02W0001 V06N0003 arc: W1_H02W0101 E1_H02W0001 arc: W1_H02W0201 V02S0201 arc: W1_H02W0301 E3_H06W0003 arc: W1_H02W0401 E1_H02W0101 arc: W1_H02W0501 S1_V02N0501 arc: W1_H02W0601 W3_H06E0303 arc: W1_H02W0701 V02N0701 arc: W3_H06W0303 E3_H06W0303 arc: A0 E1_H02W0701 arc: A1 E1_H02W0701 arc: A2 E1_H02W0701 arc: A3 E1_H02W0701 arc: A4 H02W0701 arc: A5 V02S0301 arc: B0 E1_H01W0100 arc: B1 E1_H01W0100 arc: B2 H00R0000 arc: B3 H00R0000 arc: B4 V02S0501 arc: B5 V02S0701 arc: B6 V01S0000 arc: C0 E1_H01W0000 arc: C1 E1_H01W0000 arc: C2 E1_H01W0000 arc: C3 E1_H01W0000 arc: C4 V00B0100 arc: C5 V02N0201 arc: C6 H01E0001 arc: CLK1 G_HPBX0000 arc: D0 H02E0001 arc: D1 H02E0001 arc: D2 H02E0001 arc: D3 H02E0001 arc: D4 H02W0201 arc: D5 V00B0000 arc: D6 H00R0100 arc: D7 V01N0001 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F5D_SLICE arc: H01W0100 Q2 arc: LSR1 E1_H02W0301 arc: M6 V00T0100 arc: MUXCLK0 CLK1 arc: MUXCLK1 CLK1 arc: N1_V01N0101 Q1 arc: N3_V06N0303 F6 arc: V01S0000 Q3 arc: W3_H06W0003 Q0 word: SLICED.K0.INIT 1111000011001100 word: SLICED.K1.INIT 1111111100000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK .tile R49C11:PLC2 arc: E1_H01E0101 E3_H06W0203 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0201 N3_V06S0103 arc: E1_H02E0301 V02N0301 arc: E1_H02E0401 W3_H06E0203 arc: E1_H02E0501 W1_H02E0401 arc: E1_H02E0601 W1_H02E0301 arc: E1_H02E0701 N3_V06S0203 arc: E3_H06E0003 H01E0001 arc: E3_H06E0303 S3_V06N0303 arc: H00L0000 E1_H02W0201 arc: H00L0100 V02S0101 arc: H00R0000 V02S0601 arc: H00R0100 V02N0501 arc: H01W0000 E3_H06W0103 arc: H01W0100 E3_H06W0303 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0001 E3_H06W0003 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0501 H02W0501 arc: N1_V02N0601 V01N0001 arc: N1_V02N0701 N3_V06S0203 arc: N3_V06N0003 S1_V02N0001 arc: N3_V06N0103 S1_V02N0201 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 H02E0001 arc: S1_V02S0101 E1_H02W0101 arc: S1_V02S0201 H02W0201 arc: S1_V02S0301 S3_V06N0003 arc: S1_V02S0401 E1_H02W0401 arc: S1_V02S0501 N3_V06S0303 arc: S1_V02S0701 E3_H06W0203 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 N3_V06S0003 arc: V00B0000 W1_H02E0601 arc: V00B0100 V02N0101 arc: V00T0000 H02W0201 arc: V00T0100 H02E0301 arc: V01S0000 S3_V06N0103 arc: W1_H02W0101 V01N0101 arc: W1_H02W0201 N3_V06S0103 arc: W1_H02W0301 V02N0301 arc: W1_H02W0401 N1_V01S0000 arc: W1_H02W0501 E3_H06W0303 arc: W1_H02W0601 S1_V02N0601 arc: W1_H02W0701 N3_V06S0203 arc: W3_H06W0003 E1_H01W0000 arc: W3_H06W0103 E1_H01W0100 arc: W3_H06W0203 S3_V06N0203 arc: A0 H02W0701 arc: A1 H02W0701 arc: A2 H02W0701 arc: A3 H02W0701 arc: A4 N1_V01N0101 arc: A5 N1_V02S0301 arc: B0 E1_H02W0101 arc: B1 E1_H02W0101 arc: B2 E1_H02W0101 arc: B3 E1_H02W0101 arc: B4 H00L0000 arc: B5 H00R0000 arc: B6 H02E0101 arc: C0 H02E0601 arc: C1 H02E0601 arc: C2 H02E0401 arc: C3 H02E0601 arc: C4 V00T0000 arc: C5 H02W0601 arc: C6 V02S0001 arc: CLK1 G_HPBX0000 arc: D0 H02E0001 arc: D1 H02E0001 arc: D2 H02E0001 arc: D3 H02E0001 arc: D4 H00L0100 arc: D5 H00R0100 arc: D6 V00B0000 arc: D7 E1_H02W0001 arc: E1_H01E0001 Q1 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F5D_SLICE arc: LSR1 V00B0100 arc: M6 V00T0100 arc: MUXCLK0 CLK1 arc: MUXCLK1 CLK1 arc: N1_V01N0001 Q0 arc: N1_V02N0101 Q3 arc: V01S0100 Q2 arc: W3_H06W0303 F6 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 1100110011110000 word: SLICED.K1.INIT 1111111100000000 enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 .tile R49C12:PLC2 arc: E1_H01E0101 E3_H06W0203 arc: E1_H02E0001 E3_H06W0003 arc: E1_H02E0101 H01E0101 arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0401 E3_H06W0203 arc: E1_H02E0701 E3_H06W0203 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0203 W3_H06E0203 arc: H00L0100 H02E0101 arc: H00R0000 V02S0601 arc: H00R0100 S1_V02N0701 arc: N1_V02N0001 H01E0001 arc: N1_V02N0201 H02E0201 arc: N1_V02N0301 H06E0003 arc: N1_V02N0401 H02W0401 arc: N1_V02N0501 E3_H06W0303 arc: N1_V02N0601 S1_V02N0301 arc: N1_V02N0701 H01E0101 arc: N3_V06N0003 W3_H06E0003 arc: N3_V06N0103 S1_V02N0101 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 E3_H06W0303 arc: S1_V02S0101 N1_V02S0101 arc: S1_V02S0201 V01N0001 arc: S1_V02S0301 S3_V06N0003 arc: S1_V02S0401 S3_V06N0203 arc: S1_V02S0501 V01N0101 arc: S1_V02S0701 H06E0203 arc: S3_V06S0203 N1_V02S0401 arc: V00B0000 H02E0401 arc: V00T0000 V02N0601 arc: V00T0100 V02S0501 arc: W1_H02W0101 N1_V01S0100 arc: W1_H02W0201 N1_V02S0201 arc: W1_H02W0301 V02S0301 arc: W1_H02W0401 E3_H06W0203 arc: W1_H02W0501 H01E0101 arc: W1_H02W0701 V02N0701 arc: W3_H06W0203 E3_H06W0103 arc: W3_H06W0303 E3_H06W0303 arc: A0 H02W0701 arc: A1 H02W0701 arc: A2 H02W0701 arc: A3 H02W0701 arc: A4 H02E0701 arc: A5 V00T0100 arc: B0 E1_H02W0301 arc: B1 E1_H02W0301 arc: B2 E1_H02W0301 arc: B3 E1_H02W0301 arc: B4 H01E0101 arc: B5 H00R0000 arc: B6 V00B0000 arc: C0 V02S0401 arc: C1 V02S0401 arc: C2 V02S0401 arc: C3 V02S0401 arc: C4 N1_V02S0201 arc: C5 F6 arc: C6 H02W0401 arc: CLK1 G_HPBX0000 arc: D0 E1_H02W0001 arc: D1 E1_H02W0001 arc: D2 E1_H02W0001 arc: D3 E1_H02W0001 arc: D4 H02E0201 arc: D5 H00R0100 arc: D6 V02N0401 arc: D7 H00L0100 arc: E1_H01E0001 Q6 arc: E3_H06E0303 F6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F5D_SLICE arc: H01W0000 Q6 arc: H01W0100 F6 arc: LSR1 H02E0301 arc: M6 V00T0000 arc: MUXCLK0 CLK1 arc: MUXCLK1 CLK1 arc: MUXCLK3 CLK1 arc: N1_V01N0001 Q1 arc: N1_V01N0101 F6 arc: V01S0000 Q3 arc: V01S0100 F6 arc: W1_H02W0001 Q2 arc: W1_H02W0601 F6 arc: W3_H06W0003 Q0 word: SLICED.K0.INIT 0000110011111100 word: SLICED.K1.INIT 0000000011111111 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK .tile R49C13:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: E1_H02E0101 V02S0101 arc: E1_H02E0201 E3_H06W0103 arc: E1_H02E0301 V02S0301 arc: E1_H02E0401 E1_H01W0000 arc: E1_H02E0501 W1_H02E0501 arc: E1_H02E0601 W1_H02E0601 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0303 N1_V01S0100 arc: H00R0100 V02N0501 arc: N1_V02N0101 H02W0101 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0601 V01N0001 arc: N3_V06N0003 S1_V02N0001 arc: N3_V06N0103 S1_V02N0101 arc: N3_V06N0203 W3_H06E0203 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 S3_V06N0003 arc: S1_V02S0401 N1_V02S0101 arc: S1_V02S0501 H02W0501 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N1_V02S0701 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 H02W0601 arc: V00B0100 V02S0301 arc: V00T0000 V02N0601 arc: W1_H02W0001 H01E0001 arc: W1_H02W0101 H01E0101 arc: W1_H02W0201 E1_H02W0701 arc: W1_H02W0401 E1_H01W0000 arc: W3_H06W0003 E1_H02W0001 arc: W3_H06W0103 E3_H06W0003 arc: W3_H06W0203 S3_V06N0203 arc: W3_H06W0303 E1_H01W0100 arc: A0 F7 arc: A1 F7 arc: A2 F7 arc: A3 F7 arc: A4 H02W0701 arc: A5 V00T0000 arc: B0 H02W0301 arc: B1 H02W0301 arc: B2 H02W0301 arc: B3 H02W0301 arc: B4 H02E0101 arc: B5 V02S0501 arc: B7 H02E0301 arc: C0 N1_V01S0100 arc: C1 N1_V01S0100 arc: C2 N1_V01S0100 arc: C3 N1_V01S0100 arc: C4 N1_V02S0201 arc: C5 V02N0201 arc: C7 S1_V02N0201 arc: CLK1 G_HPBX0000 arc: D0 H02W0001 arc: D1 H02W0001 arc: D2 H02W0001 arc: D3 H02W0001 arc: D4 H02W0201 arc: D5 V00B0000 arc: D7 H00R0100 arc: E1_H01E0101 F7 arc: E1_H02E0001 Q2 arc: E1_H02E0701 F7 arc: E3_H06E0003 Q3 arc: E3_H06E0203 F7 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F7 F7_SLICE arc: LSR1 V00B0100 arc: MUXCLK0 CLK1 arc: MUXCLK1 CLK1 arc: N1_V02N0001 Q0 arc: N1_V02N0701 F7 arc: V01S0100 Q1 arc: W1_H02W0701 F7 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1100110000001111 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ .tile R49C14:PLC2 arc: E1_H02E0001 V02S0001 arc: E1_H02E0101 V02S0101 arc: E1_H02E0201 N1_V01S0000 arc: E1_H02E0501 S3_V06N0303 arc: E1_H02E0601 V02N0601 arc: E3_H06E0103 W3_H06E0003 arc: H00L0000 W1_H02E0001 arc: H00L0100 E1_H02W0301 arc: H00R0000 W1_H02E0401 arc: H00R0100 W1_H02E0701 arc: H01W0000 E3_H06W0103 arc: N1_V01N0001 S3_V06N0003 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0201 H02W0201 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0401 H02E0401 arc: N1_V02N0501 H01E0101 arc: N1_V02N0601 H06E0303 arc: N1_V02N0701 H06W0203 arc: N3_V06N0003 H01E0001 arc: N3_V06N0103 E1_H01W0100 arc: S1_V02S0101 N1_V02S0101 arc: S1_V02S0201 N1_V02S0201 arc: S1_V02S0301 V01N0101 arc: S1_V02S0401 S3_V06N0203 arc: S1_V02S0501 H02W0501 arc: S1_V02S0601 N3_V06S0303 arc: S1_V02S0701 H02E0701 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 N1_V02S0101 arc: S3_V06S0203 E1_H01W0000 arc: V00B0100 H02W0701 arc: V00T0000 W1_H02E0001 arc: V00T0100 H02W0101 arc: W1_H02W0001 N1_V01S0000 arc: W1_H02W0101 N3_V06S0103 arc: W1_H02W0201 N3_V06S0103 arc: W1_H02W0301 V02S0301 arc: W1_H02W0501 V06N0303 arc: W1_H02W0601 E1_H02W0601 arc: W1_H02W0701 N3_V06S0203 arc: W3_H06W0003 V01N0001 arc: W3_H06W0103 E3_H06W0003 arc: W3_H06W0303 E3_H06W0203 arc: A0 H00L0000 arc: A1 H00L0000 arc: A2 V00T0000 arc: A3 V00T0000 arc: A4 N1_V01N0101 arc: A5 H02E0501 arc: B0 H00R0100 arc: B1 H00R0100 arc: B2 H00R0000 arc: B3 H00R0000 arc: B4 V00B0100 arc: B5 S1_V02N0701 arc: B6 V02N0501 arc: B7 V00B0000 arc: C0 H00L0100 arc: C1 H00L0100 arc: C2 H00L0100 arc: C3 H00L0100 arc: C4 V00T0100 arc: C5 H02E0601 arc: C6 S1_V02N0001 arc: C7 V02N0001 arc: CE3 H02E0101 arc: CLK1 G_HPBX0000 arc: D0 E1_H02W0001 arc: D1 E1_H02W0001 arc: D2 E1_H02W0001 arc: D3 E1_H02W0001 arc: D4 N1_V02S0401 arc: D5 V02N0401 arc: D6 V02S0601 arc: D7 S1_V02N0601 arc: E1_H01E0001 Q2 arc: E3_H06E0203 F7 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0100 Q1 arc: LSR1 H02E0301 arc: MUXCLK0 CLK1 arc: MUXCLK1 CLK1 arc: MUXCLK3 CLK1 arc: S3_V06S0303 Q6 arc: V00B0000 Q6 arc: V01S0000 Q3 arc: V01S0100 Q0 arc: W3_H06W0203 F7 word: SLICED.K0.INIT 1100111111000000 word: SLICED.K1.INIT 1100000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK .tile R49C15:PLC2 arc: E1_H02E0001 E1_H01W0000 arc: E1_H02E0101 N1_V01S0100 arc: E1_H02E0201 N3_V06S0103 arc: E1_H02E0301 N1_V01S0100 arc: E1_H02E0401 V02S0401 arc: E1_H02E0501 E1_H01W0100 arc: E1_H02E0601 S1_V02N0601 arc: E1_H02E0701 W1_H02E0701 arc: E3_H06E0003 W1_H02E0001 arc: E3_H06E0203 W3_H06E0203 arc: E3_H06E0303 S3_V06N0303 arc: H00R0000 E1_H02W0401 arc: H00R0100 V02S0701 arc: H01W0000 E3_H06W0103 arc: N1_V02N0001 E1_H01W0000 arc: N1_V02N0201 H02E0201 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0401 E3_H06W0203 arc: N1_V02N0501 H02E0501 arc: N1_V02N0601 S1_V02N0601 arc: N1_V02N0701 S1_V02N0601 arc: N3_V06N0003 S1_V02N0301 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 V01N0001 arc: N3_V06N0303 S1_V02N0501 arc: S1_V02S0201 N3_V06S0103 arc: S1_V02S0301 N1_V01S0100 arc: S1_V02S0401 S3_V06N0203 arc: S1_V02S0501 E3_H06W0303 arc: S1_V02S0701 E1_H02W0701 arc: S3_V06S0003 E3_H06W0003 arc: S3_V06S0103 N1_V02S0101 arc: S3_V06S0203 N1_V02S0401 arc: S3_V06S0303 N1_V02S0601 arc: V00B0000 V02S0001 arc: V00B0100 H02W0701 arc: V00T0000 V02N0601 arc: V01S0000 N3_V06S0103 arc: W1_H02W0001 H01E0001 arc: W1_H02W0101 N3_V06S0103 arc: W1_H02W0201 N3_V06S0103 arc: W1_H02W0301 S3_V06N0003 arc: W1_H02W0501 N3_V06S0303 arc: W1_H02W0701 E1_H02W0701 arc: W3_H06W0003 E1_H02W0001 arc: A0 W1_H02E0701 arc: A1 W1_H02E0701 arc: A2 W1_H02E0701 arc: A3 W1_H02E0701 arc: A4 N1_V02S0301 arc: A5 S1_V02N0101 arc: B0 H02E0101 arc: B1 H02E0101 arc: B2 H02E0101 arc: B3 H02E0101 arc: B4 H00R0000 arc: B5 V02N0701 arc: B6 V00B0000 arc: C0 H00R0100 arc: C1 H00R0100 arc: C2 H00R0100 arc: C3 H00R0100 arc: C4 V02N0001 arc: C5 E1_H02W0601 arc: C6 V00B0100 arc: CLK1 G_HPBX0000 arc: D0 V02S0201 arc: D1 V02S0201 arc: D2 V02S0201 arc: D3 V02S0201 arc: D4 E1_H02W0201 arc: D5 H02E0001 arc: D6 S1_V02N0601 arc: D7 W1_H02E0201 arc: E1_H01E0001 Q2 arc: E1_H01E0101 Q0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F5D_SLICE arc: H01W0100 F6 arc: LSR1 W1_H02E0301 arc: M6 V00T0000 arc: MUXCLK0 CLK1 arc: MUXCLK1 CLK1 arc: S1_V02S0101 Q1 arc: V01S0100 Q3 word: SLICED.K0.INIT 0000111100110011 word: SLICED.K1.INIT 0000000011111111 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK .tile R49C16:PLC2 arc: E1_H02E0001 V06N0003 arc: E1_H02E0101 V02N0101 arc: E1_H02E0201 E3_H06W0103 arc: E1_H02E0501 E3_H06W0303 arc: E1_H02E0601 V01N0001 arc: E1_H02E0701 V02N0701 arc: E3_H06E0203 S3_V06N0203 arc: H00L0000 E1_H02W0201 arc: H00R0000 H02W0401 arc: H00R0100 H02E0501 arc: H01W0000 E3_H06W0103 arc: H01W0100 E3_H06W0303 arc: N1_V02N0001 E1_H01W0000 arc: N1_V02N0201 H01E0001 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0501 S3_V06N0303 arc: N1_V02N0701 E1_H02W0701 arc: N3_V06N0003 S1_V02N0301 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S1_V02N0701 arc: N3_V06N0303 S1_V02N0501 arc: S1_V02S0001 E1_H01W0000 arc: S1_V02S0101 H06E0103 arc: S1_V02S0201 N1_V02S0701 arc: S1_V02S0401 H06W0203 arc: S1_V02S0501 H02W0501 arc: S1_V02S0701 H02W0701 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0303 H06W0303 arc: V00B0000 H02E0601 arc: V00T0000 H02E0201 arc: V00T0100 V02S0501 arc: W1_H02W0001 E1_H01W0000 arc: W1_H02W0301 E1_H02W0301 arc: W1_H02W0601 E3_H06W0303 arc: W1_H02W0701 E1_H01W0100 arc: W3_H06W0003 E1_H01W0000 arc: W3_H06W0303 E3_H06W0203 arc: A0 H02E0701 arc: A1 H02E0701 arc: A2 H02E0701 arc: A3 H02E0701 arc: A4 S1_V02N0101 arc: A5 E1_H02W0501 arc: A6 N1_V01S0100 arc: B0 H02E0101 arc: B1 H02E0101 arc: B2 H02E0301 arc: B3 H02E0301 arc: B4 H00R0000 arc: B5 H00L0000 arc: B6 V00B0100 arc: B7 H01E0101 arc: C0 H02E0401 arc: C1 H02E0401 arc: C2 H02E0401 arc: C3 H02E0401 arc: C4 V00T0000 arc: C5 V02N0201 arc: C6 W1_H02E0601 arc: C7 V02N0001 arc: CLK1 G_HPBX0000 arc: D0 V00T0100 arc: D1 V00T0100 arc: D2 V00T0100 arc: D3 V00T0100 arc: D4 H02W0201 arc: D5 H00R0100 arc: D6 V02N0401 arc: D7 V00B0000 arc: E1_H01E0001 F6 arc: E1_H02E0301 Q1 arc: E3_H06E0003 Q3 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: LSR1 H02W0301 arc: MUXCLK0 CLK1 arc: MUXCLK1 CLK1 arc: N1_V01N0001 Q0 arc: V00B0100 F7 arc: V01S0000 Q2 word: SLICED.K0.INIT 0000000010100011 word: SLICED.K1.INIT 0000111100110011 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK .tile R49C17:PLC2 arc: E1_H02E0001 N1_V01S0000 arc: E1_H02E0101 N1_V02S0101 arc: E1_H02E0201 S1_V02N0201 arc: E1_H02E0401 E1_H01W0000 arc: E1_H02E0701 E3_H06W0203 arc: E3_H06E0103 S3_V06N0103 arc: E3_H06E0203 S3_V06N0203 arc: E3_H06E0303 N3_V06S0303 arc: H00L0000 H02W0001 arc: H00R0000 V02S0401 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0101 E1_H01W0100 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0401 V01N0001 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0601 H02W0601 arc: N1_V02N0701 N3_V06S0203 arc: N3_V06N0003 S1_V02N0301 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 H01E0001 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 N1_V02S0001 arc: S1_V02S0101 N3_V06S0103 arc: S1_V02S0201 E1_H01W0000 arc: S1_V02S0301 N1_V02S0201 arc: S1_V02S0401 E1_H01W0000 arc: S1_V02S0501 E1_H02W0501 arc: S1_V02S0601 N3_V06S0303 arc: S1_V02S0701 N1_V01S0100 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N1_V02S0701 arc: V00B0100 V02N0301 arc: V00T0000 W1_H02E0001 arc: V01S0000 N3_V06S0103 arc: W1_H02W0001 W3_H06E0003 arc: W1_H02W0201 N3_V06S0103 arc: W1_H02W0301 V02N0301 arc: W1_H02W0401 E3_H06W0203 arc: W1_H02W0501 V02N0501 arc: W1_H02W0601 V02S0601 arc: W1_H02W0701 E3_H06W0203 arc: W3_H06W0003 E3_H06W0303 arc: W3_H06W0103 E1_H02W0201 arc: W3_H06W0203 E3_H06W0203 arc: W3_H06W0303 E1_H01W0100 arc: A0 E1_H02W0701 arc: A1 E1_H02W0701 arc: A2 E1_H02W0701 arc: A3 E1_H02W0701 arc: A4 N1_V02S0101 arc: A5 V02N0101 arc: B0 W1_H02E0301 arc: B1 W1_H02E0101 arc: B2 W1_H02E0101 arc: B3 W1_H02E0301 arc: B4 V02S0701 arc: B5 H00L0000 arc: B7 E1_H02W0301 arc: C0 E1_H02W0601 arc: C1 E1_H02W0601 arc: C2 E1_H02W0601 arc: C3 E1_H02W0601 arc: C4 N1_V02S0201 arc: C5 V00T0000 arc: C7 S1_V02N0001 arc: CLK1 G_HPBX0000 arc: D0 H00R0000 arc: D1 H00R0000 arc: D2 H00R0000 arc: D3 H00R0000 arc: D4 V02N0601 arc: D5 E1_H02W0001 arc: D7 S1_V02N0601 arc: E1_H01E0001 F7 arc: E1_H01E0101 Q2 arc: E1_H02E0301 Q1 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F7 F7_SLICE arc: H01W0000 F7 arc: H01W0100 Q0 arc: LSR1 V00B0100 arc: MUXCLK0 CLK1 arc: MUXCLK1 CLK1 arc: N1_V01N0001 F7 arc: V01S0100 Q3 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1100110000001111 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ .tile R49C18:PLC2 arc: E1_H02E0001 W1_H02E0501 arc: E1_H02E0201 H01E0001 arc: E1_H02E0301 W1_H02E0301 arc: E1_H02E0401 S3_V06N0203 arc: E1_H02E0601 S1_V02N0601 arc: E1_H02E0701 V02N0701 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0103 W3_H06E0003 arc: E3_H06E0203 S3_V06N0203 arc: E3_H06E0303 W3_H06E0203 arc: H00R0100 V02N0501 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0101 H02E0101 arc: N1_V02N0201 W1_H02E0201 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0601 H01E0001 arc: N1_V02N0701 E3_H06W0203 arc: N3_V06N0003 E3_H06W0003 arc: N3_V06N0103 S3_V06N0003 arc: S1_V02S0001 E1_H01W0000 arc: S1_V02S0101 H02E0101 arc: S1_V02S0201 N1_V02S0201 arc: S1_V02S0301 H01E0101 arc: S1_V02S0401 H06W0203 arc: S1_V02S0501 N1_V01S0100 arc: S1_V02S0601 N1_V01S0000 arc: S1_V02S0701 N1_V02S0701 arc: S3_V06S0003 N1_V02S0301 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 N3_V06S0303 arc: V00B0100 W1_H02E0701 arc: V00T0100 W1_H02E0101 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0201 V02N0201 arc: W1_H02W0501 E1_H02W0501 arc: W1_H02W0601 S3_V06N0303 arc: W1_H02W0701 S3_V06N0203 arc: W3_H06W0103 E3_H06W0003 arc: W3_H06W0303 E3_H06W0203 arc: A5 V00B0000 arc: B1 S1_V02N0101 arc: B3 S1_V02N0301 arc: B4 H02W0101 arc: B5 S1_V02N0501 arc: B7 S1_V02N0701 arc: C1 E1_H02W0401 arc: C3 E1_H02W0401 arc: C4 W1_H02E0601 arc: C5 V02S0001 arc: C7 E1_H02W0401 arc: D1 V00B0100 arc: D3 V00T0100 arc: D4 S1_V02N0401 arc: D5 W1_H02E0001 arc: D7 H00R0100 arc: E1_H01E0001 F1 arc: E1_H01E0101 F3 arc: E1_H02E0101 F3 arc: E1_H02E0501 F7 arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H01W0000 F1 arc: H01W0100 F7 arc: N1_V01N0001 F7 arc: N1_V01N0101 F7 arc: N1_V02N0501 F7 arc: N3_V06N0303 F5 arc: V00B0000 F4 arc: V01S0000 F3 arc: V01S0100 F1 arc: W1_H02W0301 F1 arc: W3_H06W0003 F3 arc: W3_H06W0203 F7 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1100000011001111 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1100000011001111 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1100000011001111 word: SLICEC.K0.INIT 1111000011001100 word: SLICEC.K1.INIT 0000000011001010 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 .tile R49C19:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: E1_H02E0101 N3_V06S0103 arc: E1_H02E0301 W1_H02E0301 arc: E1_H02E0401 H01E0001 arc: E1_H02E0501 N3_V06S0303 arc: E1_H02E0701 W1_H02E0701 arc: H00L0100 H02E0101 arc: H00R0000 V02S0401 arc: H00R0100 H02E0501 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0201 H06W0103 arc: N1_V02N0301 H02W0301 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0501 H01E0101 arc: N1_V02N0601 H01E0001 arc: N1_V02N0701 H01E0101 arc: N3_V06N0103 S1_V02N0201 arc: N3_V06N0203 E1_H01W0000 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0101 E1_H02W0101 arc: S1_V02S0201 N3_V06S0103 arc: S1_V02S0301 H06W0003 arc: S1_V02S0401 N1_V01S0000 arc: S1_V02S0501 H01E0101 arc: S1_V02S0601 H06W0303 arc: S1_V02S0701 N1_V02S0701 arc: S3_V06S0003 E3_H06W0003 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N1_V02S0401 arc: S3_V06S0303 E3_H06W0303 arc: V00T0000 W1_H02E0201 arc: V00T0100 V02N0701 arc: W1_H02W0001 E1_H02W0501 arc: W1_H02W0201 H01E0001 arc: W1_H02W0301 E1_H02W0301 arc: W1_H02W0501 H01E0101 arc: W1_H02W0601 W3_H06E0303 arc: W1_H02W0701 W3_H06E0203 arc: W3_H06W0003 E1_H02W0301 arc: W3_H06W0103 S3_V06N0103 arc: W3_H06W0203 E1_H02W0401 arc: W3_H06W0303 E1_H01W0100 arc: A0 H00L0100 arc: A1 H00L0100 arc: A2 H00L0100 arc: A3 H00L0100 arc: A4 H02W0701 arc: A5 V02N0301 arc: A7 H00R0000 arc: B0 H00R0100 arc: B1 H00R0100 arc: B2 H00R0100 arc: B3 H00R0100 arc: B4 N1_V02S0701 arc: B5 V02N0501 arc: B6 H02E0301 arc: B7 V00B0000 arc: C0 W1_H02E0401 arc: C1 W1_H02E0401 arc: C2 W1_H02E0401 arc: C3 W1_H02E0401 arc: C4 N1_V02S0201 arc: C5 V00T0100 arc: C6 H02E0601 arc: C7 V02N0001 arc: CLK1 G_HPBX0000 arc: D0 H02E0201 arc: D1 H02E0201 arc: D2 H02E0201 arc: D3 H02E0201 arc: D4 H02W0201 arc: D5 H02W0001 arc: D6 V02N0601 arc: D7 V02N0401 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q2 arc: LSR1 V00T0000 arc: MUXCLK0 CLK1 arc: MUXCLK1 CLK1 arc: N1_V01N0001 F7 arc: V00B0000 F6 arc: V01S0000 Q0 arc: V01S0100 Q1 arc: W1_H02W0101 Q3 word: SLICED.K0.INIT 1100111111000000 word: SLICED.K1.INIT 0000000010101100 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK .tile R49C20:PLC2 arc: E1_H02E0001 E1_H01W0000 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0201 H01E0001 arc: E1_H02E0401 W1_H02E0401 arc: E1_H02E0501 N1_V01S0100 arc: E1_H02E0601 S3_V06N0303 arc: E1_H02E0701 V02S0701 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0203 N1_V01S0000 arc: E3_H06E0303 W3_H06E0203 arc: H00L0100 W1_H02E0101 arc: H00R0100 V02S0501 arc: H01W0100 E3_H06W0303 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0001 W1_H02E0001 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0401 W1_H02E0401 arc: N1_V02N0601 H06E0303 arc: N3_V06N0203 W3_H06E0203 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0101 N1_V02S0101 arc: S1_V02S0201 N1_V02S0701 arc: S1_V02S0401 H02E0401 arc: S1_V02S0501 H02E0501 arc: S1_V02S0601 S3_V06N0303 arc: S1_V02S0701 N3_V06S0203 arc: S3_V06S0003 N1_V02S0301 arc: S3_V06S0103 E1_H01W0100 arc: S3_V06S0203 N1_V01S0000 arc: S3_V06S0303 N3_V06S0303 arc: V00B0100 H02E0701 arc: V00T0000 V02N0401 arc: V00T0100 H02E0101 arc: V01S0000 N3_V06S0103 arc: V01S0100 S3_V06N0303 arc: W1_H02W0001 V06N0003 arc: W1_H02W0201 N3_V06S0103 arc: W1_H02W0301 N3_V06S0003 arc: W1_H02W0401 S1_V02N0401 arc: W1_H02W0501 S3_V06N0303 arc: W1_H02W0701 N3_V06S0203 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0103 S3_V06N0103 arc: W3_H06W0203 E3_H06W0203 arc: A0 H00L0100 arc: A1 H00L0100 arc: A2 H00L0100 arc: A3 H00L0100 arc: A4 V02N0101 arc: A5 W1_H02E0701 arc: A7 H02W0701 arc: B0 V02S0301 arc: B1 V02S0301 arc: B2 V02S0301 arc: B3 V02S0301 arc: B4 V00B0100 arc: B5 E1_H02W0301 arc: B6 H02E0301 arc: B7 V00B0000 arc: C0 H02E0401 arc: C1 H02E0401 arc: C2 H02E0401 arc: C3 H02E0401 arc: C4 V00T0100 arc: C5 H02W0601 arc: C6 E1_H02W0401 arc: C7 V02N0001 arc: CLK1 G_HPBX0000 arc: D0 W1_H02E0201 arc: D1 W1_H02E0201 arc: D2 W1_H02E0201 arc: D3 W1_H02E0201 arc: D4 H02W0001 arc: D5 H00R0100 arc: D6 E1_H02W0201 arc: D7 V02N0601 arc: E1_H01E0001 Q3 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q2 arc: LSR1 V00T0000 arc: MUXCLK0 CLK1 arc: MUXCLK1 CLK1 arc: N1_V01N0001 Q1 arc: N1_V02N0501 F7 arc: S1_V02S0001 Q0 arc: V00B0000 F6 word: SLICED.K0.INIT 1100111111000000 word: SLICED.K1.INIT 0000000010101100 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ .tile R49C21:PLC2 arc: E1_H02E0001 V06S0003 arc: E1_H02E0101 V02S0101 arc: E1_H02E0201 S3_V06N0103 arc: E1_H02E0301 W3_H06E0003 arc: E1_H02E0401 W3_H06E0203 arc: E1_H02E0501 V02N0501 arc: E1_H02E0601 W3_H06E0303 arc: H00R0000 V02N0401 arc: H00R0100 N1_V02S0701 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0001 N1_V01S0000 arc: N1_V02N0101 H02E0101 arc: N1_V02N0201 H06W0103 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0501 S3_V06N0303 arc: N1_V02N0601 H02E0601 arc: N1_V02N0701 S3_V06N0203 arc: N3_V06N0003 H06E0003 arc: S1_V02S0101 N3_V06S0103 arc: S1_V02S0201 N1_V02S0701 arc: S1_V02S0301 S3_V06N0003 arc: S1_V02S0501 V01N0101 arc: S1_V02S0601 H01E0001 arc: S1_V02S0701 E1_H02W0701 arc: S3_V06S0003 N1_V02S0301 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 E3_H06W0203 arc: S3_V06S0303 E3_H06W0303 arc: V00B0000 H02E0401 arc: V00B0100 H02E0501 arc: V00T0000 H02W0001 arc: V00T0100 H02W0101 arc: V01S0100 S3_V06N0303 arc: W1_H02W0001 E1_H02W0001 arc: W1_H02W0101 E3_H06W0103 arc: W1_H02W0301 E1_H02W0201 arc: W1_H02W0501 E1_H02W0401 arc: W1_H02W0601 V02S0601 arc: W1_H02W0701 V01N0101 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0203 E1_H02W0401 arc: A3 E1_H01E0001 arc: A5 H02E0701 arc: B0 V00B0000 arc: B3 E1_H01W0100 arc: B4 H00R0000 arc: B5 V01S0000 arc: B6 E1_H02W0101 arc: C0 V02N0601 arc: C1 H00R0100 arc: C3 E1_H01W0000 arc: C4 V00T0000 arc: C5 V02N0201 arc: C6 V00T0100 arc: C7 E1_H01E0101 arc: CE1 H02E0101 arc: CE3 H02E0101 arc: CLK0 G_HPBX0000 arc: D0 S1_V02N0201 arc: D1 V02S0001 arc: D2 F0 arc: D3 H02E0001 arc: D4 H02E0201 arc: D5 V02S0401 arc: D6 H00L0100 arc: D7 S1_V02N0601 arc: E1_H01E0001 F0 arc: E1_H01E0101 Q6 arc: E3_H06E0103 Q2 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 F1 arc: H01W0000 F1 arc: H01W0100 Q2 arc: M2 V00B0100 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F5 arc: N3_V06N0203 F7 arc: V01S0000 F4 arc: W1_H02W0401 Q6 arc: W3_H06W0103 Q2 arc: W3_H06W0303 Q6 word: SLICEC.K0.INIT 1111001111000000 word: SLICEC.K1.INIT 0000000010101100 word: SLICEA.K0.INIT 0000000000111111 word: SLICEA.K1.INIT 1111000000000000 word: SLICED.K0.INIT 1111111100001100 word: SLICED.K1.INIT 0000111111110000 word: SLICEB.K0.INIT 0000000011111111 word: SLICEB.K1.INIT 1111111101011101 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 .tile R49C22:PLC2 arc: E1_H02E0001 N1_V01S0000 arc: E1_H02E0201 S1_V02N0201 arc: E1_H02E0601 S1_V02N0601 arc: E3_H06E0303 W3_H06E0203 arc: H00L0000 H02E0001 arc: H00L0100 V02S0101 arc: H00R0000 S1_V02N0401 arc: H00R0100 V02N0501 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 N3_V06S0003 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0501 E1_H01W0100 arc: N1_V02N0601 S3_V06N0303 arc: N1_V02N0701 V01N0101 arc: N3_V06N0003 S1_V02N0301 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0501 N1_V02S0401 arc: S1_V02S0601 S3_V06N0303 arc: S3_V06S0003 E3_H06W0003 arc: V00B0000 N1_V02S0201 arc: V00B0100 H02W0501 arc: V00T0000 N1_V02S0401 arc: V00T0100 H02E0301 arc: W1_H02W0001 W3_H06E0003 arc: W1_H02W0201 V02S0201 arc: W1_H02W0301 N1_V01S0100 arc: W1_H02W0401 S1_V02N0401 arc: W3_H06W0003 E3_H06W0303 arc: W3_H06W0103 S3_V06N0103 arc: W3_H06W0203 E3_H06W0103 arc: W3_H06W0303 S3_V06N0303 arc: A1 H00L0100 arc: B1 V02N0101 arc: B2 H00R0000 arc: B4 H02W0301 arc: B5 H02E0101 arc: B6 N1_V02S0701 arc: B7 V02S0701 arc: C1 H00L0000 arc: C2 V02N0401 arc: C4 V00B0100 arc: C5 F4 arc: C6 V00B0100 arc: C7 V00T0000 arc: CLK0 G_HPBX0000 arc: D1 V02N0201 arc: D2 V00T0100 arc: D3 H02E0201 arc: D4 N1_V02S0601 arc: D5 H00R0100 arc: D6 V00B0000 arc: D7 H02E0001 arc: E1_H01E0101 F7 arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F1 arc: H01W0100 F7 arc: LSR0 E1_H02W0501 arc: LSR1 E1_H02W0501 arc: M2 H02W0601 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR2 LSR1 arc: MUXLSR3 LSR0 arc: N1_V01N0001 F2 arc: N1_V01N0101 F6 arc: S1_V02S0401 F4 arc: S3_V06S0203 Q4 arc: S3_V06S0303 Q6 arc: V01S0000 F5 arc: W1_H02W0101 F1 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000100000011 word: SLICED.K0.INIT 1100000011001111 word: SLICED.K1.INIT 0000110000001111 word: SLICEC.K0.INIT 1100000011001111 word: SLICEC.K1.INIT 0000000011110011 word: SLICEB.K0.INIT 0000110000111111 word: SLICEB.K1.INIT 0000000011111111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 .tile R49C23:PLC2 arc: E1_H02E0001 W1_H02E0501 arc: E1_H02E0101 N1_V02S0101 arc: E1_H02E0401 W1_H02E0401 arc: E1_H02E0601 W1_H02E0601 arc: E3_H06E0103 W3_H06E0103 arc: H00L0100 S1_V02N0301 arc: N1_V02N0001 E1_H01W0000 arc: N1_V02N0101 H06W0103 arc: N1_V02N0201 H02E0201 arc: N1_V02N0301 V01N0101 arc: N1_V02N0401 H02W0401 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0601 H02W0601 arc: N1_V02N0701 S1_V02N0701 arc: N3_V06N0003 S1_V02N0001 arc: N3_V06N0103 S1_V02N0201 arc: N3_V06N0203 W3_H06E0203 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0001 E1_H02W0001 arc: S1_V02S0201 V01N0001 arc: S1_V02S0301 N3_V06S0003 arc: S1_V02S0401 W1_H02E0401 arc: S1_V02S0501 S3_V06N0303 arc: S1_V02S0601 N1_V01S0000 arc: S1_V02S0701 N1_V02S0601 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 E1_H01W0100 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 V02N0201 arc: V00B0100 E1_H02W0501 arc: V00T0000 E1_H02W0201 arc: V00T0100 V02S0701 arc: V01S0000 N3_V06S0103 arc: W1_H02W0001 N3_V06S0003 arc: W1_H02W0101 H01E0101 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0301 E1_H02W0301 arc: W1_H02W0401 S3_V06N0203 arc: W1_H02W0501 V06S0303 arc: W1_H02W0601 V06N0303 arc: W1_H02W0701 W3_H06E0203 arc: W3_H06W0203 N3_V06S0203 arc: W3_H06W0303 S3_V06N0303 arc: CE0 H00L0100 arc: CE1 H00L0100 arc: CE2 H00L0100 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: E1_H01E0101 Q4 arc: H01W0100 Q6 arc: M0 V00B0000 arc: M2 V00B0100 arc: M4 V00T0000 arc: M6 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q0 arc: V01S0100 Q2 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R49C24:PLC2 arc: E1_H01E0101 W3_H06E0203 arc: E1_H02E0001 W1_H02E0001 arc: E1_H02E0101 V01N0101 arc: E1_H02E0201 N3_V06S0103 arc: E1_H02E0501 N1_V02S0501 arc: E1_H02E0601 E3_H06W0303 arc: E1_H02E0701 E1_H01W0100 arc: E3_H06E0303 W3_H06E0303 arc: H00R0100 H02W0701 arc: H01W0000 W3_H06E0103 arc: H01W0100 W3_H06E0303 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0101 H01E0101 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0401 H02W0401 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 S1_V02N0101 arc: N3_V06N0303 E3_H06W0303 arc: S3_V06S0103 H06E0103 arc: S3_V06S0203 N1_V02S0701 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 V02S0001 arc: W1_H02W0101 V02N0101 arc: W1_H02W0401 N3_V06S0203 arc: W1_H02W0501 N1_V02S0501 arc: W1_H02W0601 E3_H06W0303 arc: W3_H06W0003 E3_H06W0303 arc: W3_H06W0103 S3_V06N0103 arc: B6 S1_V02N0701 arc: B7 V01S0000 arc: C6 V02S0201 arc: C7 W1_H02E0601 arc: CE0 H02W0101 arc: CE1 H02W0101 arc: CE2 H02W0101 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: D6 V02S0601 arc: D7 V02N0401 arc: E1_H01E0001 F7 arc: E3_H06E0203 F7 arc: F6 F6_SLICE arc: F7 F7_SLICE arc: M0 E1_H02W0601 arc: M2 H02W0601 arc: M4 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q0 arc: N1_V02N0601 Q4 arc: N3_V06N0203 F7 arc: S1_V02S0501 F7 arc: V01S0000 Q6 arc: V01S0100 Q2 arc: W3_H06W0203 F7 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 1100110011110000 word: SLICED.K1.INIT 1111000011001100 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 .tile R49C25:PLC2 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0501 S1_V02N0501 arc: E1_H02E0601 E1_H01W0000 arc: E1_H02E0701 E1_H01W0100 arc: E3_H06E0003 H01E0001 arc: H00L0000 V02S0201 arc: H00R0000 E1_H02W0401 arc: H00R0100 H02W0701 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0001 H01E0001 arc: N1_V02N0101 H02E0101 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0301 V01N0101 arc: N1_V02N0401 V01N0001 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0601 W1_H02E0601 arc: N3_V06N0103 H01E0101 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 S1_V02N0601 arc: S1_V02S0101 N1_V01S0100 arc: S1_V02S0501 N1_V01S0100 arc: S1_V02S0601 N1_V02S0301 arc: S3_V06S0003 N1_V02S0001 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0303 E1_H01W0100 arc: V00B0000 H02W0401 arc: V00B0100 H02W0701 arc: V00T0000 V02N0601 arc: W1_H02W0001 N3_V06S0003 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0201 N1_V01S0000 arc: W1_H02W0301 V02S0301 arc: W1_H02W0401 S1_V02N0401 arc: W1_H02W0501 N1_V01S0100 arc: W1_H02W0601 N1_V02S0601 arc: W1_H02W0701 V06N0203 arc: W3_H06W0303 E1_H01W0100 arc: A2 H00L0100 arc: A3 V00T0000 arc: A4 H02E0701 arc: A5 V02N0101 arc: B0 H02W0301 arc: B2 H02W0101 arc: B3 W1_H02E0101 arc: B4 E1_H02W0301 arc: B5 N1_V02S0701 arc: C0 V02S0401 arc: C2 H02E0601 arc: C3 W1_H02E0401 arc: C4 H02E0601 arc: C5 W1_H02E0401 arc: CE0 H00R0000 arc: CE1 V02S0201 arc: CE2 H00L0000 arc: CLK0 G_HPBX0000 arc: D0 F2 arc: D1 E1_H02W0001 arc: D2 V00B0100 arc: D3 W1_H02E0001 arc: D4 H00R0100 arc: D5 H02E0001 arc: E1_H01E0001 F4 arc: F0 F5A_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: H00L0100 Q3 arc: H01W0100 Q5 arc: LSR0 H02E0501 arc: LSR1 H02E0501 arc: M0 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXLSR0 LSR0 arc: MUXLSR1 LSR0 arc: MUXLSR2 LSR1 arc: N1_V01N0101 Q5 arc: N3_V06N0003 Q3 arc: V01S0100 Q0 arc: W3_H06W0003 Q0 word: SLICEB.K0.INIT 0011001101011111 word: SLICEB.K1.INIT 0010101001101110 word: SLICEC.K0.INIT 0011001101011111 word: SLICEC.K1.INIT 0010101001101110 word: SLICEA.K0.INIT 1100000011111111 word: SLICEA.K1.INIT 1111111100000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 .tile R49C26:PLC2 arc: E1_H02E0101 W3_H06E0103 arc: E1_H02E0301 V02N0301 arc: E1_H02E0401 S3_V06N0203 arc: E1_H02E0501 S3_V06N0303 arc: E1_H02E0601 N1_V01S0000 arc: E1_H02E0701 N3_V06S0203 arc: H00L0000 E1_H02W0001 arc: H00L0100 S1_V02N0101 arc: H00R0000 S1_V02N0401 arc: H00R0100 V02S0701 arc: H01W0000 W3_H06E0103 arc: N1_V02N0001 N3_V06S0003 arc: N1_V02N0101 H06E0103 arc: N1_V02N0201 V01N0001 arc: N1_V02N0401 N3_V06S0203 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0601 H01E0001 arc: N1_V02N0701 N3_V06S0203 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0203 S1_V02N0401 arc: N3_V06N0303 W3_H06E0303 arc: S1_V02S0101 S3_V06N0103 arc: S1_V02S0701 V01N0101 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 W3_H06E0203 arc: S3_V06S0303 N3_V06S0303 arc: V00B0100 V02S0101 arc: V00T0000 S1_V02N0401 arc: V00T0100 S1_V02N0701 arc: W1_H02W0001 E1_H02W0501 arc: W1_H02W0101 E1_H02W0101 arc: W1_H02W0301 V06S0003 arc: W1_H02W0401 S1_V02N0401 arc: W1_H02W0601 S1_V02N0601 arc: W1_H02W0701 N3_V06S0203 arc: W3_H06W0103 N1_V01S0100 arc: W3_H06W0203 S3_V06N0203 arc: A3 S1_V02N0501 arc: B0 V02S0301 arc: B3 H00R0000 arc: B4 V02S0501 arc: B6 V00B0100 arc: C0 H00L0000 arc: C3 H00L0100 arc: C4 V02N0001 arc: C6 V02N0001 arc: CE0 H00R0100 arc: CE2 H00R0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: D0 W1_H02E0201 arc: D1 H02W0201 arc: D3 V00T0100 arc: D4 V02S0401 arc: D5 V02N0401 arc: D6 V02S0601 arc: D7 H02E0001 arc: E1_H01E0001 F2 arc: E1_H01E0101 F2 arc: E1_H02E0001 F2 arc: E1_H02E0201 F2 arc: E3_H06E0003 Q0 arc: F0 F5A_SLICE arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: F6 F5D_SLICE arc: H01W0100 Q4 arc: LSR0 H02W0501 arc: LSR1 H02W0501 arc: M0 V00T0000 arc: M2 H02E0601 arc: M4 V00T0000 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR0 arc: MUXLSR2 LSR1 arc: MUXLSR3 LSR1 arc: N1_V01N0101 F2 arc: N3_V06N0103 F2 arc: V01S0000 Q0 arc: V01S0100 Q6 arc: W1_H02W0201 F2 arc: W3_H06W0003 Q0 arc: W3_H06W0303 Q6 word: SLICED.K0.INIT 1100000011111111 word: SLICED.K1.INIT 1111111100000000 word: SLICEA.K0.INIT 1100000011111111 word: SLICEA.K1.INIT 1111111100000000 word: SLICEC.K0.INIT 1100000011111111 word: SLICEC.K1.INIT 1111111100000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0011001100110111 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 .tile R49C27:PLC2 arc: E1_H02E0101 V06S0103 arc: E1_H02E0201 W3_H06E0103 arc: H00L0000 H02E0001 arc: H00L0100 H02W0301 arc: H00R0000 H02W0401 arc: H00R0100 V02S0501 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0001 H01E0001 arc: N1_V02N0101 H01E0101 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0401 H02E0401 arc: N1_V02N0501 H02E0501 arc: N1_V02N0701 H02E0701 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S1_V02N0401 arc: N3_V06N0303 S1_V02N0501 arc: S1_V02S0101 H02E0101 arc: S1_V02S0201 H06W0103 arc: S1_V02S0701 W1_H02E0701 arc: S3_V06S0003 E1_H01W0000 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N3_V06S0203 arc: V00B0000 N1_V02S0201 arc: V00B0100 W1_H02E0501 arc: V00T0000 H02W0001 arc: V00T0100 H02W0301 arc: W1_H02W0001 V01N0001 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0301 E1_H02W0201 arc: W1_H02W0401 H01E0001 arc: W1_H02W0501 N1_V02S0501 arc: B0 S1_V02N0101 arc: B2 V02S0301 arc: B4 N1_V01S0000 arc: B6 V00B0000 arc: C0 H00L0100 arc: C2 H00L0100 arc: C4 V00T0100 arc: C6 V00T0000 arc: CE0 H00L0000 arc: CE1 H00L0000 arc: CE2 H00L0000 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D0 S1_V02N0001 arc: D1 V02N0001 arc: D2 V02S0201 arc: D3 H00R0000 arc: D4 V02S0601 arc: D5 V02N0401 arc: D6 H00R0100 arc: D7 H02W0201 arc: E1_H01E0101 Q0 arc: F0 F5A_SLICE arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: F6 F5D_SLICE arc: LSR0 H02E0301 arc: LSR1 H02E0301 arc: M0 V00B0100 arc: M2 V00B0100 arc: M4 E1_H02W0401 arc: M6 E1_H02W0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR1 LSR1 arc: MUXLSR2 LSR0 arc: MUXLSR3 LSR0 arc: S1_V02S0001 Q2 arc: S3_V06S0303 Q6 arc: V01S0000 Q4 arc: V01S0100 Q6 arc: W3_H06W0003 Q0 arc: W3_H06W0103 Q2 arc: W3_H06W0203 Q4 arc: W3_H06W0303 Q6 word: SLICEC.K0.INIT 1100000011111111 word: SLICEC.K1.INIT 1111111100000000 word: SLICEB.K0.INIT 1100000011111111 word: SLICEB.K1.INIT 1111111100000000 word: SLICED.K0.INIT 1100000011111111 word: SLICED.K1.INIT 1111111100000000 word: SLICEA.K0.INIT 1100000011111111 word: SLICEA.K1.INIT 1111111100000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 .tile R49C28:PLC2 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0201 S3_V06N0103 arc: E1_H02E0501 S1_V02N0501 arc: E1_H02E0701 S1_V02N0701 arc: H00L0000 W1_H02E0001 arc: H00R0000 W1_H02E0601 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0001 N3_V06S0003 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0201 W1_H02E0201 arc: N1_V02N0301 H06E0003 arc: N1_V02N0401 V01N0001 arc: N1_V02N0601 E1_H02W0601 arc: N1_V02N0701 N1_V01S0100 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0001 N3_V06S0003 arc: S1_V02S0101 N1_V02S0001 arc: S1_V02S0201 H02E0201 arc: S1_V02S0301 N1_V02S0301 arc: S1_V02S0501 N1_V02S0401 arc: S1_V02S0701 H01E0101 arc: S3_V06S0003 N1_V02S0301 arc: S3_V06S0103 N1_V02S0201 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 H02W0401 arc: V00B0100 V02N0301 arc: V00T0100 V02N0701 arc: W1_H02W0001 N3_V06S0003 arc: W1_H02W0101 E1_H01W0100 arc: W1_H02W0201 V02N0201 arc: W1_H02W0301 N3_V06S0003 arc: W1_H02W0401 V02N0401 arc: W1_H02W0501 W3_H06E0303 arc: B0 H02E0101 arc: B2 V02S0101 arc: B6 V02S0501 arc: C0 N1_V01N0001 arc: C2 N1_V01N0001 arc: C6 V02S0201 arc: CE0 H00L0000 arc: CE1 H00L0000 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D0 H00R0000 arc: D1 V00B0100 arc: D2 V02S0001 arc: D3 V00T0100 arc: D6 N1_V02S0601 arc: D7 S1_V02N0601 arc: F0 F5A_SLICE arc: F2 F5B_SLICE arc: F6 F5D_SLICE arc: H01W0000 Q0 arc: LSR0 E1_H02W0301 arc: LSR1 E1_H02W0301 arc: M0 V00B0000 arc: M2 V00B0000 arc: M6 H02W0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR1 LSR1 arc: MUXLSR3 LSR0 arc: N1_V01N0101 Q0 arc: S1_V02S0401 Q6 arc: V01S0000 Q2 arc: W3_H06W0003 Q0 arc: W3_H06W0103 Q2 arc: W3_H06W0303 Q6 word: SLICEA.K0.INIT 1100000011111111 word: SLICEA.K1.INIT 1111111100000000 word: SLICED.K0.INIT 1100000011111111 word: SLICED.K1.INIT 1111111100000000 word: SLICEB.K0.INIT 1100000011111111 word: SLICEB.K1.INIT 1111111100000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET SET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 .tile R49C29:PLC2 arc: E1_H02E0201 V01N0001 arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0401 E1_H01W0000 arc: E1_H02E0601 S1_V02N0601 arc: E3_H06E0203 V01N0001 arc: H00R0000 H02W0601 arc: N1_V02N0001 N1_V01S0000 arc: N1_V02N0101 V01N0101 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0501 N3_V06S0303 arc: N1_V02N0601 H02W0601 arc: N1_V02N0701 S3_V06N0203 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0001 H06E0003 arc: S1_V02S0201 H06W0103 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0303 N3_V06S0303 arc: V00B0100 H02E0701 arc: V00T0000 H02W0001 arc: W1_H02W0401 S1_V02N0401 arc: C7 S1_V02N0201 arc: CE1 H00R0000 arc: CE2 H00R0000 arc: CLK0 G_HPBX0000 arc: D7 E1_H01W0100 arc: E1_H02E0701 F7 arc: F7 F7_SLICE arc: H01W0100 Q4 arc: M2 V00T0000 arc: M4 V00B0100 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: W1_H02W0201 Q2 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000111111111111 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 .tile R49C2:PLC2 arc: S1_V02S0101 E3_H06W0103 arc: S1_V02S0201 E3_H06W0103 arc: S1_V02S0501 E1_H02W0501 arc: S1_V02S0601 E1_H02W0601 .tile R49C30:PLC2 arc: E1_H02E0001 V02S0001 arc: E3_H06E0203 W3_H06E0203 arc: H00L0000 N1_V02S0201 arc: H00R0000 N1_V02S0401 arc: H00R0100 H02E0701 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0201 W1_H02E0201 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0501 W1_H02E0501 arc: N1_V02N0701 E1_H01W0100 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 W3_H06E0203 arc: S1_V02S0101 V01N0101 arc: S1_V02S0201 E1_H02W0201 arc: S3_V06S0203 N1_V01S0000 arc: S3_V06S0303 W3_H06E0303 arc: V00B0000 N1_V02S0201 arc: V00B0100 S1_V02N0301 arc: V00T0100 V02S0701 arc: W1_H02W0001 S3_V06N0003 arc: W1_H02W0301 S1_V02N0301 arc: A2 E1_H01E0001 arc: A6 N1_V01N0101 arc: B2 H00R0000 arc: B6 V01S0000 arc: C0 H00L0100 arc: C1 H02E0401 arc: C2 H00L0000 arc: C3 N1_V01N0001 arc: C5 V00T0000 arc: C6 S1_V02N0001 arc: C7 F6 arc: CE0 H02W0101 arc: CE1 H00R0100 arc: CLK0 G_HPBX0000 arc: D0 V01S0100 arc: D1 V00T0100 arc: D2 H02E0201 arc: D3 W1_H02E0001 arc: D5 H01W0000 arc: D6 V00B0000 arc: D7 S1_V02N0601 arc: E1_H01E0001 Q7 arc: E1_H01E0101 F1 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 Q3 arc: H01W0000 F3 arc: H01W0100 F3 arc: LSR1 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR1 LSR1 arc: MUXLSR2 LSR1 arc: MUXLSR3 LSR1 arc: N1_V01N0001 F2 arc: N1_V01N0101 Q5 arc: N3_V06N0303 F6 arc: V00T0000 Q0 arc: V01S0000 Q7 arc: V01S0100 F3 arc: W1_H02W0601 F6 arc: W3_H06W0103 F2 arc: W3_H06W0303 F6 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1111000000000000 word: SLICED.K0.INIT 0000000000001000 word: SLICED.K1.INIT 0000111100000000 word: SLICEB.K0.INIT 0000000000000010 word: SLICEB.K1.INIT 1111000000000000 word: SLICEA.K0.INIT 1111000000000000 word: SLICEA.K1.INIT 1111111100001111 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 .tile R49C31:PLC2 arc: E1_H02E0401 V06S0203 arc: H00L0000 H02E0001 arc: H00L0100 W1_H02E0301 arc: N1_V02N0101 S1_V02N0001 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0301 E1_H01W0100 arc: N3_V06N0003 E1_H01W0000 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0401 H02W0401 arc: S3_V06S0203 N1_V02S0401 arc: V00B0000 V02N0201 arc: V00B0100 H02W0501 arc: V00T0000 H02W0001 arc: W1_H02W0101 H01E0101 arc: A0 H02W0701 arc: A1 V01N0101 arc: A3 V00T0000 arc: B0 V02N0101 arc: B1 V02N0301 arc: B3 V02S0101 arc: C0 H00L0000 arc: C1 H00L0100 arc: C3 W1_H02E0601 arc: CE2 H02W0101 arc: CE3 V02N0601 arc: CLK0 G_HPBX0000 arc: D0 H00R0000 arc: D1 V02S0001 arc: D3 V01S0100 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: H00R0000 Q6 arc: H01W0100 F2 arc: M2 N1_V01N0001 arc: M4 V00B0000 arc: M6 V00B0100 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F0 arc: N1_V02N0401 Q6 arc: N3_V06N0203 Q4 arc: V01S0100 F1 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 1011000010111011 word: SLICEA.K1.INIT 1111010100110001 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0100010100000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 .tile R49C32:PLC2 arc: H00R0000 H02E0401 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0401 H02E0401 arc: N1_V02N0501 N1_V01S0100 arc: N1_V02N0701 H06E0203 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0101 N3_V06S0103 arc: S1_V02S0401 H02E0401 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 N3_V06S0203 arc: V00B0100 V02N0101 arc: V00T0100 V02S0501 arc: V01S0000 N3_V06S0103 arc: W1_H02W0101 V06S0103 arc: W1_H02W0201 N3_V06S0103 arc: W1_H02W0401 S3_V06N0203 arc: W1_H02W0501 V02N0501 arc: W1_H02W0701 V01N0101 arc: W3_H06W0103 N3_V06S0103 arc: CE0 V02N0201 arc: CE1 H00R0000 arc: CE2 N1_V02S0601 arc: CE3 V02N0601 arc: CLK0 G_HPBX0000 arc: H01W0000 Q6 arc: H01W0100 Q6 arc: M0 V00T0100 arc: M2 V00T0000 arc: M4 V00B0100 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q4 arc: N1_V02N0001 Q0 arc: N1_V02N0601 Q6 arc: S1_V02S0001 Q0 arc: S3_V06S0303 Q6 arc: V00T0000 Q0 arc: W1_H02W0001 Q2 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R49C33:PLC2 arc: N3_V06N0203 H06E0203 arc: S3_V06S0203 H06E0203 .tile R49C36:PLC2 arc: E1_H01E0101 W3_H06E0203 .tile R49C37:PLC2 arc: N1_V02N0101 H01E0101 arc: N1_V02N0701 H01E0101 arc: N3_V06N0303 H01E0101 .tile R49C3:PLC2 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0401 H06W0203 arc: N1_V02N0601 S1_V02N0301 arc: N1_V02N0701 H06W0203 arc: N3_V06N0303 H06W0303 .tile R49C4:PLC2 arc: E1_H02E0001 N3_V06S0003 arc: E1_H02E0101 E1_H01W0100 arc: E1_H02E0201 E1_H01W0000 arc: E1_H02E0301 V02N0301 arc: E1_H02E0401 V02N0401 arc: E1_H02E0601 N1_V01S0000 arc: N1_V02N0401 S1_V02N0101 arc: V00T0000 N1_V02S0601 arc: W1_H02W0501 E3_H06W0303 arc: W1_H02W0601 E3_H06W0303 arc: CE2 S1_V02N0601 arc: CLK0 G_HPBX0000 arc: E3_H06E0303 F5 arc: F5 F5_SLICE arc: LSR0 V00T0000 arc: MUXCLK2 CLK0 arc: MUXLSR2 LSR0 arc: N1_V01N0001 Q5 arc: N3_V06N0303 F5 arc: S3_V06S0303 F5 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1111111111111111 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R49C5:PLC2 arc: E1_H02E0001 E3_H06W0003 arc: E1_H02E0201 E3_H06W0103 arc: E1_H02E0301 V02N0301 arc: E1_H02E0601 V02N0601 arc: E1_H02E0701 E1_H01W0100 arc: H00L0100 V02S0101 arc: H00R0000 S1_V02N0401 arc: H00R0100 S1_V02N0701 arc: H01W0100 E3_H06W0303 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0201 E1_H01W0000 arc: N1_V02N0301 V01N0101 arc: N1_V02N0401 E3_H06W0203 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0601 S1_V02N0301 arc: N3_V06N0003 S1_V02N0301 arc: N3_V06N0203 H06W0203 arc: S1_V02S0001 H02E0001 arc: V00B0000 N1_V02S0201 arc: V00B0100 N1_V02S0101 arc: V00T0000 E1_H02W0201 arc: V00T0100 V02S0701 arc: A1 H00R0000 arc: A3 H02W0501 arc: A5 H02W0701 arc: B1 V02N0101 arc: B3 V02N0301 arc: B5 V00B0100 arc: B7 V02S0501 arc: C0 H02E0601 arc: C1 H02E0601 arc: C2 H02W0601 arc: C3 H02W0601 arc: C5 H02W0401 arc: C7 V02S0201 arc: CE2 H00R0100 arc: CLK0 G_HPBX0000 arc: D0 V02N0001 arc: D1 V02N0001 arc: D2 N1_V02S0001 arc: D3 N1_V02S0001 arc: D5 H02W0201 arc: D7 H00L0100 arc: E1_H01E0001 F2 arc: E1_H01E0101 F7 arc: E3_H06E0203 Q7 arc: F0 F5A_SLICE arc: F2 F5B_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H01W0000 F7 arc: LSR0 V00B0000 arc: LSR1 V00B0000 arc: M0 V00T0000 arc: M2 V00T0100 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR2 LSR0 arc: MUXLSR3 LSR1 arc: N1_V01N0001 F0 arc: N1_V01N0101 Q5 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0010101001101110 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1100110000001111 word: SLICEA.K0.INIT 1111000011111111 word: SLICEA.K1.INIT 1110000000000000 word: SLICEB.K0.INIT 1111000011111111 word: SLICEB.K1.INIT 0110000001100110 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 .tile R49C6:PLC2 arc: E1_H02E0001 E3_H06W0003 arc: E1_H02E0101 N1_V01S0100 arc: E1_H02E0201 V02S0201 arc: E1_H02E0301 V01N0101 arc: E1_H02E0401 V06N0203 arc: E1_H02E0501 V02N0501 arc: E1_H02E0601 N1_V01S0000 arc: E3_H06E0203 N1_V01S0000 arc: E3_H06E0303 N3_V06S0303 arc: H00L0000 V02N0201 arc: H00L0100 V02S0301 arc: H00R0000 V02S0601 arc: H00R0100 S1_V02N0501 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0001 H02W0001 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0501 H06W0303 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 E3_H06W0303 arc: S1_V02S0601 S3_V06N0303 arc: V00B0100 E1_H02W0501 arc: V00T0100 S1_V02N0701 arc: W1_H02W0201 N1_V02S0201 arc: W1_H02W0401 V06S0203 arc: W1_H02W0601 N1_V02S0601 arc: W1_H02W0701 N1_V02S0701 arc: W3_H06W0203 E3_H06W0203 arc: W3_H06W0303 E3_H06W0303 arc: A4 H02E0701 arc: B0 V02S0101 arc: B3 W1_H02E0301 arc: B4 H02E0301 arc: B6 W1_H02E0101 arc: C0 W1_H02E0401 arc: C3 H00L0000 arc: C4 H01E0001 arc: C5 S1_V02N0201 arc: C6 H02W0401 arc: CE1 H00R0000 arc: CE2 V02S0601 arc: CLK0 G_HPBX0000 arc: D0 H02E0201 arc: D1 H01E0101 arc: D3 V02N0001 arc: D4 H00R0100 arc: D5 H00L0100 arc: D6 H02E0201 arc: D7 W1_H02E0201 arc: E1_H01E0101 F5 arc: E1_H02E0701 Q5 arc: E3_H06E0003 Q3 arc: F0 F5A_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H01W0000 Q5 arc: H01W0100 Q5 arc: M0 V00T0100 arc: M6 V00B0100 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0001 F4 arc: N1_V02N0201 F0 arc: N1_V02N0601 F6 arc: N1_V02N0701 Q5 arc: S1_V02S0701 Q5 arc: S3_V06S0303 Q5 arc: V01S0000 F3 arc: V01S0100 Q5 arc: W1_H02W0501 Q5 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1100000011110011 word: SLICEC.K0.INIT 1111000010110000 word: SLICEC.K1.INIT 0000000011110000 word: SLICED.K0.INIT 1111110000001100 word: SLICED.K1.INIT 1111111100000000 word: SLICEA.K0.INIT 1111110000001100 word: SLICEA.K1.INIT 1111111100000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 .tile R49C7:PLC2 arc: E1_H02E0001 W1_H02E0001 arc: E1_H02E0101 E3_H06W0103 arc: E1_H02E0301 N1_V01S0100 arc: E1_H02E0401 V02S0401 arc: E1_H02E0601 E3_H06W0303 arc: H00L0000 H02E0201 arc: H00L0100 S1_V02N0301 arc: H00R0000 V02N0401 arc: H00R0100 N1_V02S0501 arc: N1_V02N0001 H06W0003 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0601 E1_H02W0601 arc: N1_V02N0701 S1_V02N0601 arc: N3_V06N0103 H01E0101 arc: N3_V06N0203 S1_V02N0701 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0401 N3_V06S0203 arc: S1_V02S0501 H02W0501 arc: S1_V02S0601 N1_V01S0000 arc: S1_V02S0701 E1_H01W0100 arc: S3_V06S0303 H06E0303 arc: V00B0000 V02S0001 arc: V00B0100 H02W0701 arc: V00T0000 H02W0001 arc: V00T0100 H02W0101 arc: W1_H02W0001 V06S0003 arc: W1_H02W0401 E1_H02W0101 arc: A1 H02E0701 arc: A5 V00B0000 arc: A6 H02W0701 arc: B0 H00R0100 arc: B1 H01W0100 arc: B2 H02W0301 arc: B5 H02E0101 arc: B6 V00T0000 arc: C0 V02N0601 arc: C1 W1_H02E0601 arc: C2 F6 arc: C3 N1_V01N0001 arc: C5 H02E0601 arc: C6 V00T0100 arc: C7 V00B0100 arc: CE0 H00L0100 arc: CE1 V02S0201 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D0 V01S0100 arc: D1 V02N0201 arc: D2 H00R0000 arc: D3 V02N0001 arc: D5 S1_V02N0401 arc: D6 S1_V02N0401 arc: D7 S1_V02N0601 arc: E1_H01E0101 Q6 arc: E3_H06E0003 F3 arc: E3_H06E0103 Q2 arc: E3_H06E0203 F7 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0100 F5 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q2 arc: N1_V01N0101 F0 arc: S3_V06S0103 Q2 arc: V01S0100 F1 arc: W1_H02W0201 Q0 arc: W3_H06W0103 Q2 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1001011101000011 word: SLICED.K0.INIT 1010101010101100 word: SLICED.K1.INIT 0000111111110000 word: SLICEB.K0.INIT 1100110011110000 word: SLICEB.K1.INIT 1111000000000000 word: SLICEA.K0.INIT 0000110000111111 word: SLICEA.K1.INIT 0101100011111101 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 .tile R49C8:PLC2 arc: E1_H02E0001 W1_H02E0001 arc: E1_H02E0101 E1_H01W0100 arc: E1_H02E0201 V02S0201 arc: E1_H02E0501 W1_H02E0501 arc: E1_H02E0701 S1_V02N0701 arc: H00L0100 S1_V02N0101 arc: H00R0100 S1_V02N0701 arc: N1_V02N0001 N1_V01S0000 arc: N1_V02N0101 H02E0101 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0401 W1_H02E0401 arc: N1_V02N0501 H02W0501 arc: N1_V02N0601 S1_V02N0301 arc: N1_V02N0701 N3_V06S0203 arc: N3_V06N0003 E1_H01W0000 arc: N3_V06N0103 S3_V06N0103 arc: S1_V02S0201 V01N0001 arc: S1_V02S0301 W1_H02E0301 arc: S1_V02S0401 N1_V02S0101 arc: S1_V02S0501 E3_H06W0303 arc: S1_V02S0701 H02W0701 arc: S3_V06S0003 E3_H06W0003 arc: S3_V06S0303 N1_V02S0601 arc: V00B0100 W1_H02E0501 arc: V00T0000 V02N0401 arc: V00T0100 S1_V02N0701 arc: W1_H02W0001 V01N0001 arc: W1_H02W0101 N1_V02S0101 arc: W1_H02W0301 H01E0101 arc: W1_H02W0501 N1_V02S0501 arc: W1_H02W0701 V02N0701 arc: W3_H06W0103 E3_H06W0103 arc: W3_H06W0203 E3_H06W0203 arc: B2 V02N0101 arc: B4 E1_H02W0101 arc: B6 V02S0701 arc: C2 V02S0601 arc: C4 E1_H02W0401 arc: C6 H02E0401 arc: CLK0 G_HPBX0000 arc: D2 V00T0100 arc: D3 S1_V02N0001 arc: D4 H00L0100 arc: D5 S1_V02N0401 arc: D6 H00R0100 arc: D7 H02E0001 arc: E3_H06E0003 Q0 arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: F6 F5D_SLICE arc: H01W0100 F4 arc: LSR1 E1_H02W0501 arc: M0 E1_H02W0601 arc: M2 V00B0100 arc: M4 V00T0000 arc: M6 V00B0100 arc: MUXCLK0 CLK0 arc: MUXLSR0 LSR1 arc: N1_V01N0101 F6 arc: V01S0100 F2 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0011001100001111 word: SLICEC.K1.INIT 0000000011111111 word: SLICED.K0.INIT 1100110011110000 word: SLICED.K1.INIT 1111111100000000 word: SLICEB.K0.INIT 1100110011110000 word: SLICEB.K1.INIT 1111111100000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 .tile R49C9:PLC2 arc: E1_H02E0001 E3_H06W0003 arc: E1_H02E0301 V01N0101 arc: E1_H02E0401 V01N0001 arc: E1_H02E0601 S1_V02N0601 arc: E3_H06E0003 S3_V06N0003 arc: E3_H06E0203 V06S0203 arc: H00L0100 N1_V02S0301 arc: H00R0000 V02N0601 arc: H00R0100 E1_H02W0501 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 H02E0101 arc: N1_V02N0201 H02E0201 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0501 E1_H01W0100 arc: N1_V02N0601 S1_V02N0601 arc: N1_V02N0701 S1_V02N0601 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S1_V02N0401 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0101 N3_V06S0103 arc: S1_V02S0301 W1_H02E0301 arc: S1_V02S0501 N1_V02S0401 arc: S1_V02S0701 E1_H02W0701 arc: S3_V06S0203 H06E0203 arc: S3_V06S0303 N1_V02S0501 arc: V00B0000 V02S0001 arc: V00B0100 H02E0501 arc: V00T0100 H02W0301 arc: W1_H02W0101 V02N0101 arc: W1_H02W0201 V06N0103 arc: W1_H02W0301 V02N0301 arc: W1_H02W0501 N1_V01S0100 arc: W1_H02W0601 S3_V06N0303 arc: W1_H02W0701 V06S0203 arc: W3_H06W0303 E1_H02W0601 arc: A0 H02W0701 arc: A1 H02W0701 arc: A2 H02W0701 arc: A3 H02W0701 arc: A4 E1_H02W0701 arc: A5 V00B0000 arc: A6 H00R0000 arc: B0 H00R0100 arc: B1 H00R0100 arc: B2 H00R0100 arc: B3 H00R0100 arc: B4 S1_V02N0701 arc: B5 V02N0701 arc: B6 V01S0000 arc: B7 E1_H02W0101 arc: C0 V02N0401 arc: C1 V02N0401 arc: C2 V02N0401 arc: C3 V02N0401 arc: C4 N1_V02S0201 arc: C5 V02N0201 arc: C6 V00B0100 arc: C7 W1_H02E0601 arc: CLK1 G_HPBX0000 arc: D0 V00T0100 arc: D1 V00T0100 arc: D2 V00T0100 arc: D3 V00T0100 arc: D4 E1_H02W0201 arc: D5 H00L0100 arc: D6 H02W0001 arc: D7 H02W0201 arc: E1_H01E0001 Q3 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F6 arc: H01W0100 Q0 arc: LSR1 E1_H02W0301 arc: MUXCLK0 CLK1 arc: MUXCLK1 CLK1 arc: N1_V01N0101 Q2 arc: V01S0000 F7 arc: V01S0100 Q1 word: SLICED.K0.INIT 0000000001010011 word: SLICED.K1.INIT 1100110011110000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK .tile R50C10:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0101 V02N0101 arc: E1_H02E0301 V01N0101 arc: E1_H02E0401 V06S0203 arc: E1_H02E0501 H01E0101 arc: E1_H02E0601 S1_V02N0601 arc: E1_H02E0701 E3_H06W0203 arc: E3_H06E0003 V06N0003 arc: E3_H06E0203 V01N0001 arc: E3_H06E0303 N3_V06S0303 arc: H00R0000 H02E0601 arc: H00R0100 E1_H02W0501 arc: H01W0000 E3_H06W0103 arc: N1_V02N0001 H01E0001 arc: N1_V02N0101 H01E0101 arc: N1_V02N0201 H02E0201 arc: N1_V02N0301 E3_H06W0003 arc: N1_V02N0401 E1_H01W0000 arc: N1_V02N0501 H01E0101 arc: N1_V02N0701 E3_H06W0203 arc: N3_V06N0003 S3_V06N0003 arc: S1_V02S0001 H01E0001 arc: S3_V06S0003 N3_V06S0303 arc: V00B0100 W1_H02E0501 arc: V00T0000 S1_V02N0601 arc: V00T0100 H02W0301 arc: V01S0000 N3_V06S0103 arc: W1_H02W0001 E1_H02W0501 arc: W1_H02W0501 S1_V02N0501 arc: W1_H02W0601 N1_V02S0601 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0103 S3_V06N0103 arc: W3_H06W0203 V06S0203 arc: A1 W1_H02E0701 arc: A4 N1_V02S0101 arc: A5 V00B0000 arc: B1 V02N0301 arc: B2 V02S0301 arc: B4 S1_V02N0701 arc: B5 V02N0701 arc: B6 V02S0701 arc: C1 V02S0601 arc: C2 W1_H02E0401 arc: C4 V02N0201 arc: C5 E1_H02W0401 arc: C6 W1_H02E0401 arc: CE0 H00R0000 arc: CLK0 G_HPBX0000 arc: D1 V01S0100 arc: D2 H02W0001 arc: D3 V00T0100 arc: D4 H00R0100 arc: D5 V02N0401 arc: D6 H02E0001 arc: D7 V02S0401 arc: E1_H01E0101 F6 arc: E1_H02E0201 F2 arc: E3_H06E0103 Q1 arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H01W0100 F2 arc: M2 V00B0100 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q2 arc: N1_V01N0101 Q6 arc: N1_V02N0601 F6 arc: N3_V06N0103 F2 arc: N3_V06N0303 F6 arc: S1_V02S0401 F6 arc: V00B0000 F4 arc: V01S0100 F5 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000010110100 word: SLICEC.K0.INIT 0000000000000001 word: SLICEC.K1.INIT 1000000000000000 word: SLICEB.K0.INIT 0000110011111100 word: SLICEB.K1.INIT 0000000011111111 word: SLICED.K0.INIT 0000000011111100 word: SLICED.K1.INIT 1111111100000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 .tile R50C11:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0101 V01N0101 arc: E1_H02E0401 N1_V02S0401 arc: E1_H02E0501 V02S0501 arc: E1_H02E0601 V01N0001 arc: E3_H06E0003 W1_H02E0301 arc: E3_H06E0103 H01E0101 arc: E3_H06E0203 W3_H06E0103 arc: E3_H06E0303 V06N0303 arc: H00L0000 H02W0201 arc: H00L0100 V02N0301 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 H06W0003 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0201 E1_H01W0000 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0501 W1_H02E0501 arc: N1_V02N0601 H01E0001 arc: N1_V02N0701 H01E0101 arc: N3_V06N0003 S1_V02N0301 arc: N3_V06N0103 W3_H06E0103 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0001 H06W0003 arc: S1_V02S0101 E1_H01W0100 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0301 H06E0003 arc: S1_V02S0401 N3_V06S0203 arc: S1_V02S0501 N1_V02S0501 arc: S1_V02S0701 H02W0701 arc: S3_V06S0003 H06W0003 arc: S3_V06S0103 W3_H06E0103 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 N1_V02S0201 arc: V00B0100 S1_V02N0101 arc: V00T0000 H02W0001 arc: V00T0100 S1_V02N0501 arc: V01S0100 N3_V06S0303 arc: W1_H02W0001 N1_V01S0000 arc: W1_H02W0201 E1_H02W0701 arc: W1_H02W0301 V02S0301 arc: W1_H02W0401 V02S0401 arc: W1_H02W0601 V06S0303 arc: W3_H06W0103 N1_V01S0100 arc: A0 H02E0701 arc: A1 H02E0701 arc: A2 H02E0701 arc: A3 H02E0701 arc: A4 W1_H02E0701 arc: A5 H02E0501 arc: B0 V02S0101 arc: B1 V02S0101 arc: B2 V02S0101 arc: B3 V02S0101 arc: B4 V02S0701 arc: B5 H02E0101 arc: B6 V01S0000 arc: C0 H00L0000 arc: C1 H00L0000 arc: C2 H00L0000 arc: C3 H00L0000 arc: C4 V02S0201 arc: C5 S1_V02N0001 arc: C6 V00T0000 arc: CLK1 G_HPBX0000 arc: D0 V02S0001 arc: D1 V02S0001 arc: D2 V02S0001 arc: D3 V02S0001 arc: D4 V00B0000 arc: D5 V02N0401 arc: D6 S1_V02N0601 arc: D7 H00L0100 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F5D_SLICE arc: H01W0000 Q2 arc: LSR1 V00B0100 arc: M6 V00T0100 arc: MUXCLK0 CLK1 arc: MUXCLK1 CLK1 arc: N1_V01N0101 Q1 arc: V01S0000 Q3 arc: W3_H06W0003 Q0 arc: W3_H06W0303 F6 word: SLICED.K0.INIT 1100110011110000 word: SLICED.K1.INIT 1111111100000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK .tile R50C12:PLC2 arc: E1_H01E0101 W3_H06E0203 arc: E1_H02E0001 S3_V06N0003 arc: E1_H02E0101 N1_V02S0101 arc: E1_H02E0301 E1_H01W0100 arc: E1_H02E0401 W3_H06E0203 arc: E1_H02E0501 V06S0303 arc: E1_H02E0601 E1_H01W0000 arc: E1_H02E0701 S3_V06N0203 arc: E3_H06E0203 W3_H06E0103 arc: E3_H06E0303 W3_H06E0303 arc: H00L0000 N1_V02S0201 arc: H00L0100 S1_V02N0301 arc: H00R0000 H02W0401 arc: H00R0100 E1_H02W0701 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0001 E3_H06W0003 arc: N1_V02N0101 H06W0103 arc: N1_V02N0201 W1_H02E0201 arc: N1_V02N0301 N1_V01S0100 arc: N1_V02N0401 H01E0001 arc: N1_V02N0501 H02E0501 arc: N1_V02N0601 W1_H02E0601 arc: N1_V02N0701 E3_H06W0203 arc: N3_V06N0003 S1_V02N0301 arc: N3_V06N0103 S3_V06N0003 arc: S1_V02S0101 N1_V02S0001 arc: S1_V02S0201 S3_V06N0103 arc: S1_V02S0301 E1_H02W0301 arc: S1_V02S0401 H06E0203 arc: S1_V02S0601 H02E0601 arc: S3_V06S0003 E1_H01W0000 arc: S3_V06S0103 W3_H06E0103 arc: S3_V06S0203 N1_V02S0701 arc: S3_V06S0303 H06E0303 arc: V00B0100 H02W0501 arc: V00T0000 V02S0401 arc: V00T0100 W1_H02E0301 arc: W1_H02W0001 E1_H02W0001 arc: W1_H02W0201 E3_H06W0103 arc: W1_H02W0401 E1_H02W0401 arc: W1_H02W0501 E3_H06W0303 arc: W1_H02W0701 W3_H06E0203 arc: W3_H06W0003 N1_V01S0000 arc: W3_H06W0203 E3_H06W0103 arc: W3_H06W0303 V06N0303 arc: A3 E1_H01E0001 arc: B0 V00T0000 arc: B1 E1_H02W0101 arc: B3 F1 arc: B4 V02S0501 arc: B6 V01S0000 arc: C0 S1_V02N0401 arc: C1 H02W0601 arc: C3 W1_H02E0401 arc: C4 V00T0100 arc: C5 V00T0100 arc: C6 H02E0401 arc: C7 V02S0201 arc: CE0 H00L0100 arc: CE1 H02E0101 arc: CE2 H00L0000 arc: CE3 S1_V02N0601 arc: CLK0 G_HPBX0000 arc: D0 V02N0201 arc: D1 V02N0001 arc: D2 F0 arc: D3 H00R0000 arc: D4 H00R0100 arc: D5 V02N0401 arc: D6 V00B0000 arc: D7 H02W0201 arc: E1_H01E0001 F0 arc: E3_H06E0103 Q2 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F1 arc: H01W0100 Q6 arc: M2 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q6 arc: N3_V06N0203 F7 arc: N3_V06N0303 F5 arc: V00B0000 F4 arc: V01S0000 Q4 arc: V01S0100 Q2 arc: W3_H06W0103 Q1 word: SLICEC.K0.INIT 1111000011001100 word: SLICEC.K1.INIT 0000111111110000 word: SLICED.K0.INIT 1100111111000000 word: SLICED.K1.INIT 1111000000000000 word: SLICEA.K0.INIT 0000000000111111 word: SLICEA.K1.INIT 0000110000111111 word: SLICEB.K0.INIT 0000000011111111 word: SLICEB.K1.INIT 1101111111010101 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 .tile R50C13:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0001 V02S0001 arc: E1_H02E0101 E3_H06W0103 arc: E1_H02E0201 E1_H01W0000 arc: E1_H02E0301 V02N0301 arc: E3_H06E0103 S3_V06N0103 arc: E3_H06E0303 N1_V01S0100 arc: H00L0100 N1_V02S0101 arc: H00R0100 H02E0501 arc: H01W0100 E3_H06W0303 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0101 H06E0103 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0501 H02W0501 arc: N1_V02N0601 H02W0601 arc: N1_V02N0701 E1_H02W0701 arc: N3_V06N0303 V01N0101 arc: S1_V02S0001 V01N0001 arc: S1_V02S0101 H01E0101 arc: S1_V02S0201 H02W0201 arc: S1_V02S0601 S3_V06N0303 arc: S3_V06S0103 E1_H01W0100 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 H01E0101 arc: V00B0000 H02E0401 arc: V00B0100 H02W0701 arc: V00T0000 N1_V02S0601 arc: V00T0100 S1_V02N0701 arc: W1_H02W0201 E1_H02W0201 arc: W1_H02W0501 V02S0501 arc: W1_H02W0601 E1_H02W0601 arc: W1_H02W0701 V02N0701 arc: W3_H06W0003 E1_H02W0301 arc: B0 V00B0000 arc: B2 H00L0000 arc: B4 H02E0301 arc: C0 E1_H02W0401 arc: C1 E1_H02W0401 arc: C2 N1_V02S0401 arc: C3 H02E0601 arc: C4 S1_V02N0001 arc: C7 N1_V02S0201 arc: CE0 H02E0101 arc: CE1 H00L0100 arc: CLK0 G_HPBX0000 arc: D0 V00B0100 arc: D1 V00T0100 arc: D2 F0 arc: D3 E1_H02W0201 arc: D4 H02E0001 arc: D5 H00R0100 arc: D7 E1_H02W0001 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F7 F7_SLICE arc: H00L0000 Q0 arc: H01W0000 Q2 arc: M4 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: N3_V06N0003 F3 arc: N3_V06N0103 F1 arc: N3_V06N0203 F7 arc: W1_H02W0401 F4 arc: W3_H06W0103 Q2 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1111000000000000 word: SLICEB.K0.INIT 1100111111000000 word: SLICEB.K1.INIT 1111000000000000 word: SLICEA.K0.INIT 1111000011001100 word: SLICEA.K1.INIT 0000111111110000 word: SLICEC.K0.INIT 1111001100000011 word: SLICEC.K1.INIT 1111111100000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 .tile R50C14:PLC2 arc: E1_H02E0001 N1_V02S0001 arc: E1_H02E0101 E1_H01W0100 arc: E1_H02E0401 V06S0203 arc: E1_H02E0701 V02S0701 arc: E3_H06E0303 W3_H06E0303 arc: H00L0000 S1_V02N0001 arc: H00R0100 W1_H02E0701 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0501 H06E0303 arc: N1_V02N0601 E1_H02W0601 arc: N1_V02N0701 E3_H06W0203 arc: N3_V06N0003 H06E0003 arc: N3_V06N0103 V01N0101 arc: S1_V02S0001 S3_V06N0003 arc: S1_V02S0201 V01N0001 arc: S1_V02S0301 E3_H06W0003 arc: S1_V02S0501 W3_H06E0303 arc: S1_V02S0601 W3_H06E0303 arc: S1_V02S0701 E1_H02W0701 arc: S3_V06S0003 E3_H06W0003 arc: V00B0000 V02S0201 arc: V00B0100 V02S0101 arc: V00T0000 V02S0601 arc: V01S0100 S3_V06N0303 arc: W1_H02W0001 N1_V01S0000 arc: W1_H02W0101 V02N0101 arc: W1_H02W0201 V06S0103 arc: W1_H02W0301 E3_H06W0003 arc: W1_H02W0401 H01E0001 arc: W1_H02W0501 V02N0501 arc: W1_H02W0601 E3_H06W0303 arc: W1_H02W0701 V06S0203 arc: W3_H06W0103 E3_H06W0003 arc: W3_H06W0303 N1_V01S0100 arc: A3 H00L0100 arc: B0 V02S0301 arc: B3 H00R0100 arc: B4 H02E0301 arc: B5 H00R0000 arc: B6 V00B0000 arc: C0 H00L0000 arc: C1 N1_V01N0001 arc: C2 N1_V02S0401 arc: C3 V02S0401 arc: C4 S1_V02N0001 arc: C5 E1_H01E0101 arc: C6 V00B0100 arc: C7 V00T0000 arc: CE0 N1_V02S0201 arc: CE1 V02N0201 arc: CE2 H02W0101 arc: CE3 W1_H02E0101 arc: CLK0 G_HPBX0000 arc: D0 H02E0201 arc: D1 H02W0201 arc: D2 H02W0201 arc: D3 V01S0100 arc: D4 H02E0001 arc: D5 V02N0601 arc: D6 V02S0601 arc: D7 V02N0401 arc: E1_H01E0001 F3 arc: E1_H01E0101 F2 arc: E1_H02E0301 F3 arc: E3_H06E0003 F3 arc: E3_H06E0103 F1 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 Q3 arc: H00R0000 Q4 arc: H01W0000 F6 arc: H01W0100 Q3 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q0 arc: N1_V01N0101 Q6 arc: N1_V02N0001 F2 arc: N1_V02N0101 F3 arc: N1_V02N0201 Q0 arc: N3_V06N0203 F7 arc: N3_V06N0303 F5 arc: S1_V02S0101 F3 arc: S3_V06S0103 F2 arc: S3_V06S0203 Q4 arc: V01S0000 F3 arc: W3_H06W0003 F3 word: SLICEA.K0.INIT 1100111111000000 word: SLICEA.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 1100111111000000 word: SLICEC.K1.INIT 1100000000000000 word: SLICED.K0.INIT 1111110000001100 word: SLICED.K1.INIT 0000111111110000 word: SLICEB.K0.INIT 1111000000000000 word: SLICEB.K1.INIT 1011100010001000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 .tile R50C15:PLC2 arc: E1_H02E0101 N1_V01S0100 arc: E1_H02E0301 E1_H01W0100 arc: E1_H02E0401 W1_H02E0101 arc: E1_H02E0601 N1_V01S0000 arc: E3_H06E0103 V01N0101 arc: E3_H06E0303 W3_H06E0203 arc: H00L0100 S1_V02N0101 arc: H00R0100 N1_V02S0701 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 N1_V01S0000 arc: N1_V02N0101 H02W0101 arc: N1_V02N0301 H02W0301 arc: N1_V02N0501 E3_H06W0303 arc: N1_V02N0601 H02W0601 arc: N1_V02N0701 S1_V02N0701 arc: N3_V06N0003 S1_V02N0301 arc: N3_V06N0103 S1_V02N0101 arc: N3_V06N0203 S1_V02N0401 arc: N3_V06N0303 S1_V02N0501 arc: S1_V02S0001 H02W0001 arc: S1_V02S0201 H02W0201 arc: S1_V02S0401 H02E0401 arc: S1_V02S0501 H06E0303 arc: S1_V02S0601 E1_H01W0000 arc: S1_V02S0701 N3_V06S0203 arc: S3_V06S0003 N1_V02S0301 arc: S3_V06S0203 W3_H06E0203 arc: S3_V06S0303 N1_V02S0601 arc: V00B0000 V02N0201 arc: V00B0100 V02S0101 arc: V00T0000 E1_H02W0201 arc: V00T0100 N1_V02S0501 arc: W1_H02W0001 V02N0001 arc: W1_H02W0101 N1_V02S0101 arc: W1_H02W0201 H01E0001 arc: W1_H02W0301 E1_H02W0301 arc: W1_H02W0401 E1_H02W0101 arc: W1_H02W0601 N3_V06S0303 arc: W1_H02W0701 V02N0701 arc: W3_H06W0003 E3_H06W0303 arc: W3_H06W0103 E3_H06W0103 arc: A0 H02E0701 arc: A1 H02E0701 arc: A2 H02E0701 arc: A3 H02E0701 arc: A4 V00B0000 arc: A5 V02N0101 arc: A6 H02W0501 arc: B0 V02S0301 arc: B1 V02S0301 arc: B2 V02S0301 arc: B3 V02S0301 arc: B4 V02S0701 arc: B5 S1_V02N0701 arc: B6 H02E0101 arc: B7 V01S0000 arc: C0 H00R0100 arc: C1 H00R0100 arc: C2 H00R0100 arc: C3 H00R0100 arc: C4 V02S0201 arc: C5 E1_H02W0601 arc: C6 H02W0601 arc: C7 V00B0100 arc: CLK1 G_HPBX0000 arc: D0 V00T0100 arc: D1 V00T0100 arc: D2 V00T0100 arc: D3 V00T0100 arc: D4 E1_H02W0001 arc: D5 H02E0001 arc: D6 H00L0100 arc: D7 V02N0601 arc: E1_H01E0001 Q0 arc: E1_H01E0101 Q3 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0100 F7 arc: LSR1 V00T0000 arc: MUXCLK0 CLK1 arc: MUXCLK1 CLK1 arc: N1_V02N0201 Q2 arc: N1_V02N0401 F6 arc: V01S0000 Q1 word: SLICED.K0.INIT 0000000010100011 word: SLICED.K1.INIT 0011001100001111 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ .tile R50C16:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: E1_H01E0101 E3_H06W0203 arc: E1_H02E0001 V02N0001 arc: E1_H02E0101 S3_V06N0103 arc: E1_H02E0201 V02N0201 arc: E1_H02E0301 H01E0101 arc: E1_H02E0501 E3_H06W0303 arc: E1_H02E0601 V02N0601 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0203 N1_V01S0000 arc: H00L0100 N1_V02S0101 arc: H00R0000 E1_H02W0401 arc: N1_V02N0001 H01E0001 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0201 H06E0103 arc: N1_V02N0301 W1_H02E0301 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0601 S1_V02N0601 arc: N1_V02N0701 W3_H06E0203 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 W3_H06E0103 arc: N3_V06N0203 S1_V02N0701 arc: N3_V06N0303 S1_V02N0601 arc: S1_V02S0001 S3_V06N0003 arc: S1_V02S0101 E3_H06W0103 arc: S1_V02S0401 N1_V02S0401 arc: S1_V02S0601 N3_V06S0303 arc: S1_V02S0701 N3_V06S0203 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 E3_H06W0103 arc: S3_V06S0203 N3_V06S0103 arc: V00B0000 E1_H02W0401 arc: V00B0100 H02W0501 arc: V00T0000 H02W0201 arc: W1_H02W0001 E3_H06W0003 arc: W1_H02W0101 S3_V06N0103 arc: W1_H02W0201 V02S0201 arc: W1_H02W0301 E3_H06W0003 arc: W1_H02W0401 E1_H01W0000 arc: W1_H02W0501 S1_V02N0501 arc: W1_H02W0601 E1_H02W0301 arc: W1_H02W0701 N3_V06S0203 arc: W3_H06W0003 E1_H02W0301 arc: W3_H06W0103 E1_H02W0201 arc: W3_H06W0203 E1_H02W0401 arc: A0 H00R0000 arc: A1 H00R0000 arc: A2 V00B0000 arc: A3 V00B0000 arc: A4 V02N0101 arc: A5 E1_H02W0701 arc: B0 N1_V02S0301 arc: B1 N1_V02S0301 arc: B2 N1_V02S0301 arc: B3 N1_V02S0301 arc: B4 V02S0701 arc: B5 V02S0501 arc: B6 H02E0301 arc: C0 H02W0401 arc: C1 H02W0401 arc: C2 H02W0401 arc: C3 H02W0401 arc: C4 H02E0601 arc: C5 E1_H02W0601 arc: C6 H02E0401 arc: CLK1 G_HPBX0000 arc: D0 V02S0001 arc: D1 V02S0001 arc: D2 V02S0001 arc: D3 V02S0001 arc: D4 H02W0001 arc: D5 H00L0100 arc: D6 V02N0401 arc: D7 E1_H02W0001 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F5D_SLICE arc: H01W0000 F6 arc: H01W0100 Q1 arc: LSR1 V00T0000 arc: M6 V00B0100 arc: MUXCLK0 CLK1 arc: MUXCLK1 CLK1 arc: N1_V01N0001 Q3 arc: V01S0000 Q2 arc: V01S0100 Q0 word: SLICED.K0.INIT 0011001100001111 word: SLICED.K1.INIT 0000000011111111 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ .tile R50C17:PLC2 arc: E1_H02E0001 N1_V01S0000 arc: E1_H02E0101 N1_V01S0100 arc: E1_H02E0201 S1_V02N0201 arc: E1_H02E0301 S3_V06N0003 arc: E1_H02E0401 N1_V01S0000 arc: E1_H02E0501 E3_H06W0303 arc: E1_H02E0701 E1_H01W0100 arc: E3_H06E0103 W1_H02E0101 arc: E3_H06E0303 W3_H06E0203 arc: H00L0000 V02S0201 arc: H00L0100 V02S0101 arc: H00R0000 H02W0401 arc: H01W0000 W3_H06E0103 arc: N1_V02N0101 H02E0101 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0501 E3_H06W0303 arc: N1_V02N0601 N1_V01S0000 arc: N1_V02N0701 E1_H01W0100 arc: N3_V06N0003 H01E0001 arc: N3_V06N0103 S1_V02N0101 arc: N3_V06N0203 H06W0203 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 S3_V06N0003 arc: S1_V02S0101 S3_V06N0103 arc: S1_V02S0301 N3_V06S0003 arc: S1_V02S0401 E1_H02W0401 arc: S1_V02S0501 V01N0101 arc: S1_V02S0601 N3_V06S0303 arc: S1_V02S0701 S3_V06N0203 arc: S3_V06S0003 E3_H06W0003 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0303 N1_V02S0501 arc: V00B0000 V02N0201 arc: V00B0100 V02S0301 arc: V00T0000 N1_V02S0601 arc: V00T0100 V02N0501 arc: W1_H02W0001 N1_V01S0000 arc: W1_H02W0101 H01E0101 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0401 V02S0401 arc: W1_H02W0501 V02N0501 arc: W1_H02W0601 N1_V02S0601 arc: W3_H06W0003 V01N0001 arc: A0 H00R0000 arc: A1 H00R0000 arc: A2 V02S0501 arc: A3 V02S0501 arc: A4 N1_V02S0101 arc: A5 V02N0101 arc: B0 N1_V02S0301 arc: B1 N1_V02S0301 arc: B2 N1_V02S0301 arc: B3 N1_V02S0301 arc: B4 N1_V02S0701 arc: B5 S1_V02N0701 arc: B6 V01S0000 arc: C0 H00L0000 arc: C1 H00L0000 arc: C2 H00L0000 arc: C3 H00L0000 arc: C4 V00B0100 arc: C5 V00T0000 arc: C6 N1_V02S0001 arc: CLK1 G_HPBX0000 arc: D0 N1_V02S0201 arc: D1 N1_V02S0201 arc: D2 N1_V02S0201 arc: D3 N1_V02S0201 arc: D4 H00L0100 arc: D5 H02E0001 arc: D6 V02N0401 arc: D7 S1_V02N0401 arc: E1_H01E0001 Q0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F5D_SLICE arc: LSR1 V00B0000 arc: M6 V00T0100 arc: MUXCLK0 CLK1 arc: MUXCLK1 CLK1 arc: N1_V01N0001 Q2 arc: N1_V02N0401 F6 arc: V01S0000 Q1 arc: V01S0100 Q3 word: SLICED.K0.INIT 1111000011001100 word: SLICED.K1.INIT 1111111100000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK .tile R50C18:PLC2 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0101 N3_V06S0103 arc: E1_H02E0301 N1_V02S0301 arc: E1_H02E0401 H01E0001 arc: E1_H02E0601 N1_V01S0000 arc: E3_H06E0003 W1_H02E0301 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0203 W3_H06E0203 arc: E3_H06E0303 W3_H06E0203 arc: H00L0000 V02N0001 arc: H00L0100 S1_V02N0101 arc: H01W0100 E3_H06W0303 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0401 H02E0401 arc: N1_V02N0501 W1_H02E0501 arc: N1_V02N0601 V01N0001 arc: N1_V02N0701 S1_V02N0601 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 S1_V02N0601 arc: S1_V02S0201 W1_H02E0201 arc: S1_V02S0301 N3_V06S0003 arc: S1_V02S0401 N1_V02S0101 arc: S1_V02S0501 N1_V02S0401 arc: S1_V02S0601 H02W0601 arc: S1_V02S0701 H02W0701 arc: S3_V06S0003 E3_H06W0003 arc: S3_V06S0103 E3_H06W0103 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 N1_V02S0501 arc: V00B0000 S1_V02N0201 arc: V00T0000 H02E0201 arc: V00T0100 E1_H02W0301 arc: V01S0000 S3_V06N0103 arc: W1_H02W0001 S3_V06N0003 arc: W1_H02W0101 V01N0101 arc: W1_H02W0201 E1_H02W0201 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0401 N1_V01S0000 arc: W1_H02W0501 S3_V06N0303 arc: W1_H02W0601 E3_H06W0303 arc: W1_H02W0701 E1_H02W0601 arc: W3_H06W0003 V06N0003 arc: W3_H06W0103 N1_V01S0100 arc: W3_H06W0203 N1_V01S0000 arc: W3_H06W0303 N3_V06S0303 arc: A0 N1_V02S0701 arc: A1 N1_V02S0701 arc: A2 N1_V02S0701 arc: A3 N1_V02S0701 arc: A4 V02S0101 arc: A5 V00T0100 arc: A7 H00R0000 arc: B0 N1_V02S0301 arc: B1 N1_V02S0301 arc: B2 N1_V02S0301 arc: B3 N1_V02S0301 arc: B4 V02S0701 arc: B5 H00L0000 arc: B6 H02E0101 arc: B7 V00B0000 arc: C0 N1_V01S0100 arc: C1 N1_V01S0100 arc: C2 N1_V01S0100 arc: C3 N1_V01S0100 arc: C4 V02S0201 arc: C5 N1_V02S0201 arc: C6 W1_H02E0601 arc: C7 S1_V02N0001 arc: CLK1 G_HPBX0000 arc: D0 H02W0001 arc: D1 H02W0001 arc: D2 H02W0001 arc: D3 H02W0001 arc: D4 H02E0001 arc: D5 V02S0401 arc: D6 N1_V02S0601 arc: D7 H00L0100 arc: E1_H01E0001 Q1 arc: E1_H02E0701 F7 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0000 F6 arc: LSR1 V00T0000 arc: MUXCLK0 CLK1 arc: MUXCLK1 CLK1 arc: N1_V02N0001 Q0 arc: S1_V02S0101 Q3 arc: V01S0100 Q2 word: SLICED.K0.INIT 1100111111000000 word: SLICED.K1.INIT 0000000011001010 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ .tile R50C19:PLC2 arc: E1_H02E0201 H01E0001 arc: E1_H02E0301 S3_V06N0003 arc: E1_H02E0401 V02N0401 arc: E3_H06E0103 V06N0103 arc: H00L0100 H02W0101 arc: H00R0000 H02E0601 arc: N1_V02N0001 H02E0001 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0301 H06W0003 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0501 W1_H02E0501 arc: N1_V02N0601 W3_H06E0303 arc: N1_V02N0701 W1_H02E0701 arc: N3_V06N0003 S1_V02N0001 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 N1_V02S0501 arc: S1_V02S0201 N1_V02S0701 arc: S1_V02S0301 W1_H02E0301 arc: S1_V02S0401 N1_V02S0101 arc: S1_V02S0501 N3_V06S0303 arc: S1_V02S0601 E1_H02W0601 arc: S1_V02S0701 N1_V02S0601 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 N1_V02S0701 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 E1_H02W0401 arc: V00B0100 V02N0101 arc: V00T0100 S1_V02N0501 arc: V01S0100 S3_V06N0303 arc: W1_H02W0001 N1_V02S0001 arc: W1_H02W0401 N1_V01S0000 arc: W1_H02W0601 N3_V06S0303 arc: W1_H02W0701 V06S0203 arc: W3_H06W0003 E1_H01W0000 arc: W3_H06W0103 N1_V01S0100 arc: A0 H00R0000 arc: A1 H00R0000 arc: A2 V02S0501 arc: A3 V02S0501 arc: A4 H02W0701 arc: A5 H02W0501 arc: B0 N1_V02S0301 arc: B1 N1_V02S0301 arc: B2 N1_V02S0301 arc: B3 H02E0301 arc: B4 V02S0701 arc: B5 V02N0701 arc: B6 V00T0000 arc: C0 H02W0401 arc: C1 H02W0401 arc: C2 H02W0401 arc: C3 H02W0401 arc: C4 V02S0201 arc: C5 V00B0100 arc: C6 N1_V02S0201 arc: CLK1 G_HPBX0000 arc: D0 N1_V02S0001 arc: D1 N1_V02S0001 arc: D2 N1_V02S0001 arc: D3 N1_V02S0001 arc: D4 H02W0001 arc: D5 V02S0601 arc: D6 V02N0401 arc: D7 H00L0100 arc: E1_H01E0101 Q2 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F5D_SLICE arc: LSR1 V00B0000 arc: M6 V00T0100 arc: MUXCLK0 CLK1 arc: MUXCLK1 CLK1 arc: N1_V02N0101 Q3 arc: V00T0000 Q0 arc: V01S0000 Q1 arc: W3_H06W0303 F6 word: SLICED.K0.INIT 0000111100110011 word: SLICED.K1.INIT 0000000011111111 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK .tile R50C20:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: E1_H02E0101 V02N0101 arc: E1_H02E0201 N1_V02S0201 arc: E1_H02E0301 V01N0101 arc: E1_H02E0501 H01E0101 arc: E1_H02E0701 E3_H06W0203 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0203 N3_V06S0203 arc: E3_H06E0303 W3_H06E0303 arc: H00L0000 V02S0201 arc: H00L0100 S1_V02N0301 arc: H00R0000 V02N0601 arc: H00R0100 W1_H02E0701 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 S1_V02N0001 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0601 S1_V02N0301 arc: N1_V02N0701 N1_V01S0100 arc: N3_V06N0003 S3_V06N0303 arc: S1_V02S0001 N1_V02S0001 arc: S1_V02S0101 W1_H02E0101 arc: S1_V02S0201 H02W0201 arc: S1_V02S0401 W1_H02E0401 arc: S1_V02S0601 E1_H02W0601 arc: S1_V02S0701 H02W0701 arc: S3_V06S0103 E1_H01W0100 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 H06E0303 arc: V00B0100 H02W0501 arc: V00T0000 S1_V02N0401 arc: W1_H02W0001 N1_V01S0000 arc: W1_H02W0101 S3_V06N0103 arc: W1_H02W0201 N3_V06S0103 arc: W1_H02W0301 E1_H02W0201 arc: W1_H02W0401 V02S0401 arc: W1_H02W0501 N1_V01S0100 arc: W1_H02W0601 E1_H02W0301 arc: W1_H02W0701 V02S0701 arc: W3_H06W0303 N1_V01S0100 arc: A1 F7 arc: A3 H00L0100 arc: A5 N1_V01N0101 arc: B1 V02N0301 arc: B2 V02N0301 arc: B3 N1_V02S0101 arc: B4 H00L0000 arc: B5 H02W0301 arc: C1 F6 arc: C2 F6 arc: C3 H00R0100 arc: C4 V02N0201 arc: C5 S1_V02N0201 arc: C6 E1_H02W0601 arc: C7 V00B0100 arc: CE0 H00R0000 arc: CE1 H00R0000 arc: CE2 V02N0601 arc: CLK0 G_HPBX0000 arc: D0 V01S0100 arc: D1 V00T0100 arc: D2 V00T0100 arc: D3 V02N0001 arc: D4 N1_V02S0601 arc: D5 H02W0001 arc: D6 V01N0001 arc: D7 N1_V02S0401 arc: F0 F5A_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F5 arc: M0 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0101 Q4 arc: N3_V06N0103 Q2 arc: S3_V06S0003 Q0 arc: V00T0100 F3 arc: V01S0000 Q0 arc: V01S0100 F7 arc: W3_H06W0003 Q0 arc: W3_H06W0203 Q4 word: SLICEB.K0.INIT 1111000011111100 word: SLICEB.K1.INIT 0000000100000011 word: SLICEC.K0.INIT 1111110000110000 word: SLICEC.K1.INIT 0000000000000001 word: SLICED.K0.INIT 1111000000000000 word: SLICED.K1.INIT 1111000000000000 word: SLICEA.K0.INIT 1111111100000000 word: SLICEA.K1.INIT 1111101011111110 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 .tile R50C21:PLC2 arc: E1_H02E0101 V02N0101 arc: E1_H02E0201 V02N0201 arc: E1_H02E0501 N1_V02S0501 arc: E1_H02E0601 E1_H01W0000 arc: E3_H06E0203 H01E0001 arc: E3_H06E0303 W3_H06E0303 arc: H00L0000 W1_H02E0201 arc: H00L0100 V02N0301 arc: H00R0100 V02S0701 arc: H01W0100 W3_H06E0303 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0101 H02W0101 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0301 H02W0301 arc: N1_V02N0401 V01N0001 arc: N1_V02N0501 N3_V06S0303 arc: N1_V02N0601 E3_H06W0303 arc: N3_V06N0103 W3_H06E0103 arc: N3_V06N0303 S1_V02N0501 arc: S1_V02S0001 H06E0003 arc: S1_V02S0201 N1_V02S0701 arc: S1_V02S0601 N1_V02S0301 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 H06E0103 arc: S3_V06S0203 H06W0203 arc: S3_V06S0303 H06E0303 arc: V00B0000 V02N0001 arc: V00B0100 H02E0501 arc: V00T0100 V02N0701 arc: W1_H02W0001 V06S0003 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0301 E1_H01W0100 arc: W1_H02W0401 E1_H02W0101 arc: W1_H02W0501 E1_H02W0501 arc: W1_H02W0601 V06S0303 arc: W1_H02W0701 V01N0101 arc: W3_H06W0103 N1_V01S0100 arc: A1 V02S0501 arc: A2 H00L0100 arc: A3 S1_V02N0501 arc: A6 V02S0301 arc: B0 H02E0301 arc: B1 V00T0000 arc: B2 H00R0100 arc: B3 V02S0301 arc: B4 V00B0100 arc: B6 W1_H02E0301 arc: C0 H00L0000 arc: C1 E1_H02W0401 arc: C2 V02N0401 arc: C3 E1_H02W0601 arc: C4 W1_H02E0401 arc: C6 V00T0100 arc: CE3 H02E0101 arc: CLK0 G_HPBX0000 arc: D0 N1_V02S0201 arc: D1 S1_V02N0001 arc: D2 V01S0100 arc: D3 E1_H02W0201 arc: D4 H02E0201 arc: D5 V00B0000 arc: D6 F2 arc: E1_H01E0101 F1 arc: E1_H02E0401 F4 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F5D_SLICE arc: M4 E1_H02W0401 arc: M6 H02W0401 arc: MUXCLK3 CLK0 arc: V00T0000 F0 arc: V01S0100 F3 arc: W3_H06W0303 Q6 word: SLICEA.K0.INIT 1111001111000000 word: SLICEA.K1.INIT 0000000010101100 word: SLICEB.K0.INIT 1100110100000000 word: SLICEB.K1.INIT 0000010000000000 word: SLICEC.K0.INIT 0000001111110011 word: SLICEC.K1.INIT 0000000011111111 word: SLICED.K0.INIT 1111111100100000 word: SLICED.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R50C22:PLC2 arc: E1_H02E0001 N1_V02S0001 arc: E1_H02E0601 E3_H06W0303 arc: E1_H02E0701 W1_H02E0701 arc: E3_H06E0003 W3_H06E0003 arc: H00L0000 V02N0001 arc: H00R0100 V02S0501 arc: N1_V02N0001 N1_V01S0000 arc: N1_V02N0101 H01E0101 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0401 W3_H06E0203 arc: N1_V02N0501 N3_V06S0303 arc: N1_V02N0601 N1_V01S0000 arc: N1_V02N0701 E1_H01W0100 arc: N3_V06N0003 S1_V02N0001 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S1_V02N0401 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0401 N1_V02S0401 arc: S1_V02S0501 H02E0501 arc: S1_V02S0601 N3_V06S0303 arc: S3_V06S0003 W3_H06E0003 arc: S3_V06S0203 N3_V06S0203 arc: V00B0000 S1_V02N0201 arc: V00B0100 N1_V02S0301 arc: V00T0100 V02N0501 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0201 S3_V06N0103 arc: W1_H02W0301 E1_H02W0301 arc: W1_H02W0401 S1_V02N0401 arc: W1_H02W0501 N3_V06S0303 arc: W1_H02W0601 N3_V06S0303 arc: W3_H06W0003 E1_H02W0301 arc: W3_H06W0303 V06N0303 arc: A3 V00T0000 arc: B0 V00B0000 arc: B1 S1_V02N0301 arc: B3 H00R0100 arc: B4 V02S0501 arc: B6 H02W0301 arc: C0 E1_H02W0401 arc: C1 N1_V02S0601 arc: C3 H02E0601 arc: C4 E1_H01E0101 arc: C5 E1_H02W0601 arc: C6 H02E0401 arc: CE0 H02E0101 arc: CE1 H00L0000 arc: CE2 H00L0000 arc: CLK0 G_HPBX0000 arc: D0 H02E0201 arc: D1 E1_H02W0001 arc: D2 F0 arc: D3 H00R0000 arc: D4 H02W0001 arc: D5 H01W0000 arc: D6 V02S0601 arc: D7 V02S0401 arc: E1_H01E0001 F6 arc: E1_H01E0101 F1 arc: E3_H06E0103 Q2 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H00R0000 F6 arc: H01W0000 F1 arc: H01W0100 Q4 arc: M2 V00T0100 arc: M6 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0101 F5 arc: S3_V06S0103 Q2 arc: V00T0000 F0 arc: V01S0100 Q1 arc: W3_H06W0103 Q2 arc: W3_H06W0203 Q4 word: SLICEC.K0.INIT 1111001111000000 word: SLICEC.K1.INIT 1111000000000000 word: SLICEA.K0.INIT 0000000000111111 word: SLICEA.K1.INIT 0000110000111111 word: SLICEB.K0.INIT 0000000011111111 word: SLICEB.K1.INIT 1111011111010101 word: SLICED.K0.INIT 1100111100000011 word: SLICED.K1.INIT 1111111100000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 .tile R50C23:PLC2 arc: E1_H02E0401 V01N0001 arc: E1_H02E0501 W3_H06E0303 arc: E1_H02E0601 V01N0001 arc: E1_H02E0701 V06S0203 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0203 N3_V06S0203 arc: H00L0100 V02N0301 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0001 H02E0001 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0201 H02W0201 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0501 N3_V06S0303 arc: N1_V02N0601 V01N0001 arc: N1_V02N0701 N1_V01S0100 arc: N3_V06N0003 H06E0003 arc: N3_V06N0103 V01N0101 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 N3_V06S0003 arc: S1_V02S0201 W3_H06E0103 arc: S1_V02S0401 S3_V06N0203 arc: S1_V02S0601 N1_V02S0601 arc: S1_V02S0701 N1_V02S0601 arc: S3_V06S0003 N1_V01S0000 arc: S3_V06S0103 N1_V02S0101 arc: S3_V06S0203 H06E0203 arc: S3_V06S0303 W3_H06E0303 arc: V00B0000 E1_H02W0601 arc: V00B0100 H02E0701 arc: V00T0000 N1_V02S0401 arc: W1_H02W0001 H01E0001 arc: W1_H02W0101 V02N0101 arc: W1_H02W0201 E1_H02W0201 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0401 S1_V02N0401 arc: W1_H02W0501 V02S0501 arc: W1_H02W0601 V02S0601 arc: W3_H06W0003 E3_H06W0303 arc: W3_H06W0303 S3_V06N0303 arc: CE0 H00L0100 arc: CE1 H00L0100 arc: CE2 H00L0100 arc: CLK0 G_HPBX0000 arc: E1_H01E0101 Q4 arc: H01W0100 Q2 arc: M0 V00B0100 arc: M2 H02E0601 arc: M4 V00B0000 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q0 arc: V01S0100 Q6 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R50C24:PLC2 arc: E1_H02E0001 N1_V02S0001 arc: E1_H02E0101 N3_V06S0103 arc: E3_H06E0103 N3_V06S0103 arc: E3_H06E0203 W3_H06E0103 arc: E3_H06E0303 W3_H06E0203 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 H01E0101 arc: N1_V02N0201 E1_H01W0000 arc: N1_V02N0301 V01N0101 arc: N1_V02N0401 H06E0203 arc: N1_V02N0501 N1_V01S0100 arc: N1_V02N0601 H02E0601 arc: N1_V02N0701 H02E0701 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 S1_V02N0201 arc: N3_V06N0203 S1_V02N0401 arc: N3_V06N0303 E1_H01W0100 arc: S1_V02S0001 V01N0001 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0401 E1_H02W0401 arc: S1_V02S0501 N1_V02S0501 arc: S1_V02S0601 N1_V02S0301 arc: S1_V02S0701 V01N0101 arc: S3_V06S0103 W3_H06E0103 arc: S3_V06S0203 W3_H06E0203 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 N1_V02S0201 arc: V00B0100 V02N0301 arc: W1_H02W0001 V02N0001 arc: W1_H02W0201 N3_V06S0103 arc: W1_H02W0301 S3_V06N0003 arc: W1_H02W0401 E1_H02W0101 arc: W1_H02W0601 V02N0601 arc: W3_H06W0003 N1_V01S0000 arc: W3_H06W0103 E3_H06W0003 arc: W3_H06W0203 E3_H06W0203 arc: W3_H06W0303 S3_V06N0303 arc: CE0 H02W0101 arc: CE2 H02W0101 arc: CLK0 G_HPBX0000 arc: M0 V00B0100 arc: M4 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0101 Q0 arc: V01S0100 Q4 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R50C25:PLC2 arc: E1_H02E0101 N1_V01S0100 arc: E1_H02E0301 V06S0003 arc: E1_H02E0701 N1_V02S0701 arc: E3_H06E0303 N1_V01S0100 arc: H00L0000 H02E0001 arc: H00R0000 N1_V02S0601 arc: H00R0100 H02W0701 arc: N1_V02N0001 N3_V06S0003 arc: N1_V02N0101 E1_H01W0100 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0401 W1_H02E0401 arc: N1_V02N0501 H02W0501 arc: N1_V02N0601 E1_H02W0601 arc: N1_V02N0701 V01N0101 arc: N3_V06N0003 E1_H01W0000 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0501 W1_H02E0501 arc: S3_V06S0003 N1_V02S0001 arc: S3_V06S0103 H06E0103 arc: S3_V06S0303 N1_V02S0601 arc: V00B0000 N1_V02S0001 arc: W1_H02W0101 V02N0101 arc: W1_H02W0201 W3_H06E0103 arc: W1_H02W0601 N1_V02S0601 arc: A0 W1_H02E0501 arc: A2 V02N0701 arc: B2 H00R0100 arc: B3 H00R0000 arc: B4 H02E0101 arc: B5 H00L0000 arc: B6 V00B0000 arc: B7 V02S0501 arc: E3_H06E0103 F2 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F5 arc: H01W0100 F4 arc: N1_V01N0001 F7 arc: N1_V01N0101 F6 arc: N1_V02N0301 F3 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 0110011010101010 word: SLICEB.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 0000000000001010 word: SLICEA.K1.INIT 1111111111111111 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 YES enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R50C26:PLC2 arc: E1_H02E0301 N1_V01S0100 arc: E1_H02E0601 N1_V01S0000 arc: E3_H06E0103 N1_V01S0100 arc: E3_H06E0203 W3_H06E0103 arc: H00L0000 N1_V02S0001 arc: H00R0100 H02E0701 arc: H01W0100 W3_H06E0303 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0401 E1_H01W0000 arc: N1_V02N0701 H06E0203 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0001 H02W0001 arc: S1_V02S0301 N1_V02S0201 arc: S1_V02S0401 H02W0401 arc: S1_V02S0601 V01N0001 arc: S1_V02S0701 V01N0101 arc: S3_V06S0003 H06E0003 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0203 arc: V00T0000 V02N0601 arc: V01S0000 N3_V06S0103 arc: W1_H02W0101 V02S0101 arc: W1_H02W0201 V01N0001 arc: W1_H02W0401 V01N0001 arc: W1_H02W0701 E1_H02W0601 arc: W3_H06W0203 N3_V06S0203 arc: B0 V02N0301 arc: B1 V00T0000 arc: B2 H00R0100 arc: B3 H02E0301 arc: B4 E1_H02W0101 arc: B5 H00L0000 arc: B6 V02S0701 arc: B7 V01S0000 arc: E1_H01E0001 F4 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F2 arc: N1_V01N0001 F3 arc: N1_V02N0501 F7 arc: N1_V02N0601 F6 arc: N3_V06N0003 F0 arc: N3_V06N0103 F1 arc: W1_H02W0501 F5 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 1100110000000000 word: SLICEB.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 1100110000000000 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R50C27:PLC2 arc: E1_H02E0001 N3_V06S0003 arc: E1_H02E0301 N1_V01S0100 arc: E1_H02E0401 V06S0203 arc: E1_H02E0501 W3_H06E0303 arc: E1_H02E0601 V01N0001 arc: E3_H06E0103 S3_V06N0103 arc: H00R0000 H02E0601 arc: H00R0100 V02N0701 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0201 H01E0001 arc: N1_V02N0601 E1_H01W0000 arc: N3_V06N0003 S3_V06N0303 arc: S1_V02S0101 N1_V02S0001 arc: S1_V02S0201 H06E0103 arc: S1_V02S0401 E1_H02W0401 arc: S1_V02S0501 W3_H06E0303 arc: S1_V02S0601 N1_V01S0000 arc: S1_V02S0701 H06E0203 arc: S3_V06S0003 N1_V02S0001 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 H06E0203 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 V02S0001 arc: W1_H02W0001 N3_V06S0003 arc: W1_H02W0401 V06S0203 arc: W1_H02W0601 W3_H06E0303 arc: W3_H06W0303 E1_H02W0601 arc: B0 H02E0301 arc: B1 H00R0100 arc: B2 N1_V02S0101 arc: B3 H00R0000 arc: B4 W1_H02E0101 arc: B5 V02S0701 arc: B6 N1_V01S0000 arc: B7 V00B0000 arc: E1_H01E0001 F7 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F5 arc: N1_V01N0001 F4 arc: N1_V02N0101 F1 arc: N1_V02N0401 F6 arc: N3_V06N0103 F2 arc: S1_V02S0001 F0 arc: V01S0000 F3 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 1100110000000000 word: SLICEB.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 1100110000000000 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R50C28:PLC2 arc: E1_H02E0101 V02N0101 arc: E1_H02E0201 V02N0201 arc: E1_H02E0301 S3_V06N0003 arc: E1_H02E0601 V01N0001 arc: H00R0000 V02S0401 arc: N1_V02N0101 H06E0103 arc: N1_V02N0401 H01E0001 arc: N1_V02N0501 S3_V06N0303 arc: N1_V02N0601 S3_V06N0303 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0001 H02E0001 arc: S1_V02S0301 V01N0101 arc: S1_V02S0501 E1_H02W0501 arc: S1_V02S0601 N1_V01S0000 arc: S1_V02S0701 H02W0701 arc: S3_V06S0003 W3_H06E0003 arc: S3_V06S0103 W3_H06E0103 arc: S3_V06S0303 H06E0303 arc: V00B0100 V02S0101 arc: V01S0100 N3_V06S0303 arc: W1_H02W0001 V02S0001 arc: W1_H02W0101 V06S0103 arc: W1_H02W0301 E1_H02W0201 arc: W1_H02W0601 V06S0303 arc: W3_H06W0303 V06S0303 arc: B0 H02E0301 arc: B1 N1_V02S0301 arc: B2 H00R0000 arc: B3 V02S0301 arc: B4 V02S0701 arc: B5 V02S0501 arc: B6 V00B0100 arc: B7 N1_V01S0000 arc: E1_H01E0001 F4 arc: E1_H01E0101 F6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F3 arc: N1_V01N0001 F5 arc: N1_V02N0201 F0 arc: N1_V02N0301 F1 arc: N1_V02N0701 F7 arc: V01S0000 F2 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 1100110000000000 word: SLICEB.K1.INIT 1100110000000000 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R50C29:PLC2 arc: E1_H02E0101 S3_V06N0103 arc: E1_H02E0301 V02N0301 arc: E1_H02E0701 E1_H01W0100 arc: E3_H06E0103 S3_V06N0103 arc: H00L0000 V02S0201 arc: H00R0000 H02E0601 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 H02E0301 arc: N1_V02N0501 H01E0101 arc: N1_V02N0701 S1_V02N0601 arc: S1_V02S0001 W3_H06E0003 arc: S1_V02S0401 N3_V06S0203 arc: S1_V02S0501 W1_H02E0501 arc: S1_V02S0601 E1_H02W0601 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 H06E0103 arc: V00B0000 W1_H02E0401 arc: V00B0100 N1_V02S0101 arc: V00T0000 H02W0001 arc: W1_H02W0001 H01E0001 arc: W1_H02W0401 N3_V06S0203 arc: W1_H02W0601 S1_V02N0601 arc: A4 F5 arc: B4 H00R0000 arc: B5 H02W0301 arc: C4 V00B0100 arc: C5 V00T0000 arc: CE1 H02E0101 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D4 V00B0000 arc: D5 H02E0201 arc: E3_H06E0303 Q6 arc: F4 F4_SLICE arc: F5 F5_SLICE arc: M2 W1_H02E0601 arc: M6 E1_H02W0401 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F5 arc: N1_V01N0101 Q2 arc: N1_V02N0001 Q2 arc: N3_V06N0203 Q4 arc: N3_V06N0303 F5 arc: W1_H02W0701 F5 arc: W3_H06W0303 Q6 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 1111111111110111 word: SLICEC.K1.INIT 0000000011001111 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000001010 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R50C2:PLC2 arc: H00R0000 H02W0401 arc: H00R0100 S1_V02N0701 arc: N3_V06N0103 H06W0103 arc: V00B0100 V02S0101 arc: B1 V00B0000 arc: B5 V01S0000 arc: C1 V02N0401 arc: C5 V02S0201 arc: CE0 H00R0100 arc: CE1 H02E0101 arc: CE2 H00R0100 arc: CE3 H02E0101 arc: CLK0 G_HPBX0000 arc: D1 H00R0000 arc: D5 V02N0401 arc: F1 F1_SLICE arc: F5 F5_SLICE arc: M2 V00B0100 arc: M6 H02W0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: S1_V02S0101 Q1 arc: S1_V02S0501 Q5 arc: V00B0000 Q6 arc: V01S0000 Q2 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1100111111000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1100110011110000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 .tile R50C30:PLC2 arc: N1_V02N0201 V01N0001 arc: N1_V02N0501 S1_V02N0401 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0501 N1_V02S0401 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 W3_H06E0303 arc: V00B0000 V02N0201 arc: V00B0100 H02W0501 arc: W1_H02W0201 V06N0103 arc: W1_H02W0501 V06S0303 arc: A2 H00L0100 arc: A5 H02E0701 arc: B0 H01W0100 arc: B1 Q1 arc: B2 V02S0101 arc: B3 Q3 arc: B4 F3 arc: B5 V01S0000 arc: C0 N1_V01N0001 arc: C1 H00L0100 arc: C2 H00L0000 arc: C3 N1_V01N0001 arc: C4 E1_H01E0101 arc: C5 V00B0100 arc: C7 V00T0100 arc: CE0 H00R0000 arc: CE1 H00R0000 arc: CLK0 G_HPBX0000 arc: D0 Q0 arc: D1 V01S0100 arc: D2 N1_V02S0201 arc: D3 V01S0100 arc: D4 V02N0401 arc: D5 H02W0001 arc: D7 H01W0000 arc: E1_H01E0001 F2 arc: E1_H01E0101 F5 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H00L0000 Q0 arc: H00L0100 Q3 arc: H00R0000 F4 arc: H01W0000 Q0 arc: H01W0100 Q3 arc: LSR1 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR1 LSR1 arc: N1_V01N0001 Q1 arc: N1_V01N0101 Q1 arc: N1_V02N0101 Q3 arc: N3_V06N0203 F7 arc: V00T0100 Q1 arc: V01S0000 F7 arc: V01S0100 Q0 arc: W1_H02W0001 Q0 arc: W1_H02W0301 Q3 arc: W3_H06W0003 Q3 arc: W3_H06W0203 F7 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000001111 word: SLICEA.K0.INIT 0000001100110000 word: SLICEA.K1.INIT 1111001111000011 word: SLICEC.K0.INIT 0000001100001111 word: SLICEC.K1.INIT 0010011001100110 word: SLICEB.K0.INIT 1110111100000000 word: SLICEB.K1.INIT 0011000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A1MUX 1 .tile R50C31:PLC2 arc: H00L0000 H02W0001 arc: H00L0100 W1_H02E0301 arc: H00R0000 V02S0401 arc: H00R0100 S1_V02N0501 arc: N1_V02N0101 S1_V02N0001 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0301 E1_H01W0100 arc: N1_V02N0601 S1_V02N0601 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0303 S3_V06N0303 arc: S3_V06S0303 N1_V02S0601 arc: V00B0100 S1_V02N0101 arc: V00T0100 W1_H02E0101 arc: W1_H02W0001 N3_V06S0003 arc: W1_H02W0401 V02N0401 arc: W1_H02W0501 N1_V02S0501 arc: W1_H02W0601 H01E0001 arc: A0 E1_H02W0701 arc: A1 E1_H01E0001 arc: A5 V00T0000 arc: B0 V02N0301 arc: B1 V00B0000 arc: B5 H00L0000 arc: C0 N1_V01N0001 arc: C1 H00L0100 arc: C5 S1_V02N0001 arc: CE1 H00R0100 arc: CE3 S1_V02N0601 arc: CLK0 G_HPBX0000 arc: D0 V01S0100 arc: D1 H00R0000 arc: D5 V02S0401 arc: E1_H01E0001 Q2 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F5 F5_SLICE arc: M2 V00T0100 arc: M6 V00B0100 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F1 arc: N1_V01N0101 Q6 arc: N1_V02N0001 F0 arc: V00B0000 Q6 arc: V00T0000 Q2 arc: V01S0100 F5 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1111001101010001 word: SLICEA.K0.INIT 1011000000000000 word: SLICEA.K1.INIT 1000101011001111 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ .tile R50C32:PLC2 arc: H00R0000 V02S0401 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 V01N0001 arc: N1_V02N0101 H06E0103 arc: N1_V02N0201 N1_V01S0000 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0501 H06E0303 arc: N1_V02N0601 N1_V01S0000 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 W3_H06E0203 arc: S1_V02S0501 H06E0303 arc: S3_V06S0303 H06E0303 arc: V00B0100 V02N0301 arc: V01S0100 S3_V06N0303 arc: CE1 H00R0000 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: E1_H01E0101 Q6 arc: H01W0100 Q6 arc: M2 N1_V01N0001 arc: M6 V00B0100 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q2 arc: W1_H02W0001 Q2 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R50C33:PLC2 arc: N1_V02N0201 W3_H06E0103 arc: N3_V06N0103 W3_H06E0103 arc: W1_H02W0701 H01E0101 .tile R50C3:PLC2 arc: E1_H02E0201 V06S0103 arc: E1_H02E0401 E3_H06W0203 arc: N3_V06N0003 E3_H06W0003 arc: S3_V06S0303 E3_H06W0303 arc: V01S0000 N3_V06S0103 arc: W1_H02W0401 N1_V02S0401 .tile R50C4:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H01E0101 E3_H06W0203 arc: E1_H02E0001 V02N0001 arc: E1_H02E0401 V06S0203 arc: N1_V02N0301 N3_V06S0003 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0501 S1_V02N0401 arc: N3_V06N0203 S1_V02N0401 .tile R50C5:PLC2 arc: E1_H02E0001 V02N0001 arc: E1_H02E0101 N3_V06S0103 arc: E1_H02E0301 H01E0101 arc: E1_H02E0401 W1_H02E0401 arc: E1_H02E0701 V06S0203 arc: E3_H06E0203 H01E0001 arc: H00R0000 V02N0401 arc: N1_V02N0001 H02W0001 arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0201 N3_V06S0103 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0401 H02W0401 arc: N1_V02N0601 S1_V02N0301 arc: S1_V02S0201 W1_H02E0201 arc: S1_V02S0301 H02W0301 arc: S1_V02S0401 H02E0401 arc: S1_V02S0601 E3_H06W0303 arc: V00B0100 V02N0101 arc: V00T0000 H02W0201 arc: V01S0000 N3_V06S0103 arc: V01S0100 S3_V06N0303 arc: A7 H00R0000 arc: B7 V01S0000 arc: C6 V02S0001 arc: C7 V02S0001 arc: CE0 S1_V02N0201 arc: CLK0 G_HPBX0000 arc: D6 H02W0001 arc: D7 H02W0001 arc: E1_H02E0601 F6 arc: E3_H06E0103 F1 arc: F1 F1_SLICE arc: F6 F5D_SLICE arc: LSR1 V00B0100 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXLSR0 LSR1 arc: N1_V01N0101 Q1 arc: N3_V06N0103 F1 arc: S3_V06S0103 F1 arc: W3_H06W0103 F1 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 1111000011111111 word: SLICED.K1.INIT 1110000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET SET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 .tile R50C6:PLC2 arc: E1_H02E0001 V02N0001 arc: E1_H02E0101 V01N0101 arc: E1_H02E0201 N1_V02S0201 arc: E1_H02E0401 V06S0203 arc: E1_H02E0601 S1_V02N0601 arc: E1_H02E0701 V01N0101 arc: E3_H06E0303 N1_V01S0100 arc: H00L0000 H02E0001 arc: H00R0000 V02N0401 arc: H00R0100 E1_H02W0501 arc: N1_V02N0001 E1_H01W0000 arc: N1_V02N0101 E3_H06W0103 arc: N1_V02N0301 H06W0003 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0501 S1_V02N0501 arc: N1_V02N0601 E3_H06W0303 arc: N1_V02N0701 N3_V06S0203 arc: S1_V02S0001 V01N0001 arc: S1_V02S0101 H02E0101 arc: S1_V02S0201 N1_V02S0701 arc: S1_V02S0301 N1_V01S0100 arc: V00B0000 S1_V02N0001 arc: V00B0100 E1_H02W0501 arc: V00T0000 W1_H02E0001 arc: W1_H02W0001 V06S0003 arc: W1_H02W0301 N3_V06S0003 arc: W1_H02W0401 N3_V06S0203 arc: A1 V02S0701 arc: A7 N1_V01N0101 arc: B0 V00T0000 arc: B1 S1_V02N0301 arc: B2 V02N0301 arc: B3 N1_V02S0301 arc: B4 H02E0301 arc: B7 N1_V02S0701 arc: C0 H02E0401 arc: C1 N1_V01N0001 arc: C2 V02S0601 arc: C3 H00R0100 arc: C4 E1_H01E0101 arc: C5 H02W0401 arc: C7 H02W0601 arc: CE0 H00R0000 arc: CE1 H02W0101 arc: CE2 H00L0000 arc: CLK0 G_HPBX0000 arc: D0 V00T0100 arc: D1 N1_V02S0001 arc: D2 V00B0100 arc: D3 V01S0100 arc: D4 E1_H01W0100 arc: D5 V02N0601 arc: D7 H02W0201 arc: E1_H01E0001 Q4 arc: E1_H01E0101 F0 arc: E3_H06E0103 Q2 arc: E3_H06E0203 Q4 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: M2 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0001 F7 arc: N1_V01N0101 Q2 arc: N1_V02N0201 F0 arc: N3_V06N0303 F5 arc: V00T0100 F1 arc: V01S0100 F4 arc: W1_H02W0201 Q0 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1001011100011001 word: SLICEA.K0.INIT 0000110000111111 word: SLICEA.K1.INIT 0110010011111101 word: SLICEC.K0.INIT 1111001111000000 word: SLICEC.K1.INIT 0000111111110000 word: SLICEB.K0.INIT 1111110000001100 word: SLICEB.K1.INIT 1111111111000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 .tile R50C7:PLC2 arc: E1_H02E0001 E3_H06W0003 arc: E1_H02E0101 N1_V02S0101 arc: E1_H02E0201 W1_H02E0701 arc: E1_H02E0301 V02N0301 arc: E1_H02E0401 V06S0203 arc: E1_H02E0501 S1_V02N0501 arc: E1_H02E0601 V02N0601 arc: H00L0000 H02E0201 arc: H00L0100 S1_V02N0101 arc: H00R0000 H02E0601 arc: H00R0100 S1_V02N0701 arc: N1_V02N0001 H02W0001 arc: N1_V02N0101 H02W0101 arc: N1_V02N0201 H06W0103 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0601 N3_V06S0303 arc: N3_V06N0103 S1_V02N0201 arc: S1_V02S0501 S3_V06N0303 arc: S1_V02S0601 W1_H02E0601 arc: S1_V02S0701 H02W0701 arc: S3_V06S0103 E3_H06W0103 arc: V00B0000 H02E0401 arc: V00B0100 E1_H02W0701 arc: V00T0000 H02W0201 arc: V00T0100 V02S0501 arc: W1_H02W0101 E1_H02W0101 arc: W1_H02W0201 E1_H02W0701 arc: W1_H02W0401 H01E0001 arc: W1_H02W0601 N1_V02S0601 arc: B0 H02W0301 arc: B2 V02N0101 arc: B4 V02S0701 arc: B6 V01S0000 arc: C0 H00L0100 arc: C2 H00R0100 arc: C4 V02S0201 arc: C6 E1_H02W0401 arc: C7 E1_H01E0101 arc: CE1 H00L0000 arc: CE3 V02S0601 arc: CLK0 G_HPBX0000 arc: D0 V02N0201 arc: D1 H02E0001 arc: D2 V00B0100 arc: D3 H00R0000 arc: D4 S1_V02N0401 arc: D5 V01N0001 arc: D6 F2 arc: D7 H02W0001 arc: E1_H01E0101 Q6 arc: F0 F5A_SLICE arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F4 arc: H01W0100 F0 arc: M0 V00B0000 arc: M2 V00T0000 arc: M4 V00T0100 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N3_V06N0203 F7 arc: S3_V06S0303 Q6 arc: V01S0000 Q2 word: SLICED.K0.INIT 1100111111000000 word: SLICED.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 0000110011111100 word: SLICEC.K1.INIT 0000000011111111 word: SLICEB.K0.INIT 1111000011001100 word: SLICEB.K1.INIT 1111111100000000 word: SLICEA.K0.INIT 1111110000001100 word: SLICEA.K1.INIT 1111111100000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 .tile R50C8:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0001 E3_H06W0003 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0201 V02N0201 arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0501 S1_V02N0501 arc: E1_H02E0601 E1_H01W0000 arc: E1_H02E0701 V06S0203 arc: E3_H06E0003 N3_V06S0003 arc: E3_H06E0303 V06S0303 arc: H00L0100 S1_V02N0101 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0101 H06W0103 arc: N1_V02N0301 H06W0003 arc: N1_V02N0401 H06E0203 arc: N1_V02N0501 E1_H01W0100 arc: N1_V02N0601 E3_H06W0303 arc: N1_V02N0701 W1_H02E0701 arc: N3_V06N0103 E3_H06W0103 arc: N3_V06N0303 S1_V02N0601 arc: S1_V02S0001 N1_V02S0001 arc: S1_V02S0101 V01N0101 arc: S1_V02S0201 H02E0201 arc: S1_V02S0301 S3_V06N0003 arc: S1_V02S0401 H02E0401 arc: S1_V02S0601 N3_V06S0303 arc: S3_V06S0003 E3_H06W0003 arc: V00B0100 N1_V02S0301 arc: V00T0000 V02S0401 arc: V00T0100 V02S0701 arc: W1_H02W0001 E3_H06W0003 arc: W1_H02W0101 E1_H01W0100 arc: W1_H02W0201 V06S0103 arc: W1_H02W0301 N1_V01S0100 arc: W1_H02W0501 V02S0501 arc: W1_H02W0701 E1_H02W0601 arc: B0 W1_H02E0101 arc: B2 H01W0100 arc: B4 V00B0100 arc: B6 V01S0000 arc: C0 N1_V01N0001 arc: C2 H02W0401 arc: C3 H00L0000 arc: C4 H02E0401 arc: C6 H02W0401 arc: C7 E1_H01E0101 arc: CE0 H02E0101 arc: CE1 S1_V02N0201 arc: CE2 H02E0101 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: D0 V00T0100 arc: D1 E1_H02W0001 arc: D2 V01S0100 arc: D3 H02W0201 arc: D4 N1_V02S0401 arc: D5 H02E0001 arc: D6 F0 arc: D7 H02W0201 arc: E1_H01E0101 Q6 arc: F0 F5A_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: H01W0100 Q4 arc: M0 V00T0000 arc: M4 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N3_V06N0003 F3 arc: N3_V06N0203 F7 arc: S3_V06S0103 Q2 arc: S3_V06S0303 Q6 arc: V01S0000 Q0 arc: V01S0100 F4 word: SLICED.K0.INIT 1100111111000000 word: SLICED.K1.INIT 1111000000000000 word: SLICEB.K0.INIT 1100111111000000 word: SLICEB.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 1100110011110000 word: SLICEC.K1.INIT 1111111100000000 word: SLICEA.K0.INIT 1100110011110000 word: SLICEA.K1.INIT 1111111100000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 .tile R50C9:PLC2 arc: E1_H02E0001 W1_H02E0501 arc: E1_H02E0201 E3_H06W0103 arc: E1_H02E0501 V01N0101 arc: E1_H02E0601 W1_H02E0301 arc: E1_H02E0701 V02S0701 arc: E3_H06E0203 N3_V06S0203 arc: H00L0000 S1_V02N0001 arc: H00R0000 W1_H02E0601 arc: N1_V02N0001 H06W0003 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0201 E3_H06W0103 arc: N1_V02N0301 E3_H06W0003 arc: N1_V02N0401 H06W0203 arc: N1_V02N0501 H02W0501 arc: N1_V02N0701 E1_H01W0100 arc: N3_V06N0303 H06W0303 arc: S1_V02S0001 N1_V02S0501 arc: S1_V02S0601 E1_H02W0601 arc: S1_V02S0701 H06E0203 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0203 N3_V06S0103 arc: V00B0000 N1_V02S0201 arc: V00B0100 H02E0501 arc: V00T0000 N1_V02S0401 arc: V00T0100 S1_V02N0701 arc: W1_H02W0101 V02N0101 arc: W1_H02W0201 H01E0001 arc: W1_H02W0301 N1_V01S0100 arc: W1_H02W0401 N1_V02S0401 arc: W1_H02W0701 S1_V02N0701 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0203 E1_H01W0000 arc: A2 V00B0000 arc: B0 V02S0301 arc: B2 N1_V02S0101 arc: B4 N1_V02S0701 arc: B6 V01S0000 arc: C0 E1_H02W0401 arc: C2 H00L0000 arc: C3 H00L0000 arc: C4 H02E0401 arc: C6 V00T0000 arc: C7 H02E0601 arc: CE1 V02N0201 arc: CE3 H02E0101 arc: CLK0 G_HPBX0000 arc: D0 V02N0001 arc: D1 H02E0201 arc: D2 V00T0100 arc: D3 H00R0000 arc: D4 N1_V02S0601 arc: D5 E1_H02W0201 arc: D6 F2 arc: D7 H02E0001 arc: E1_H01E0001 F0 arc: E1_H01E0101 F4 arc: E1_H02E0301 F3 arc: E3_H06E0303 Q6 arc: F0 F5A_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q6 arc: H01W0100 Q0 arc: M0 V00B0100 arc: M4 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F4 arc: N1_V01N0101 F0 arc: N1_V02N0601 Q4 arc: N3_V06N0003 F0 arc: N3_V06N0203 F7 arc: V01S0000 Q2 arc: W3_H06W0303 Q6 word: SLICEB.K0.INIT 1111000011100010 word: SLICEB.K1.INIT 0000111111110000 word: SLICED.K0.INIT 1100111111000000 word: SLICED.K1.INIT 1111000000000000 word: SLICEA.K0.INIT 0000000011111100 word: SLICEA.K1.INIT 1111111100000000 word: SLICEC.K0.INIT 0000000011111100 word: SLICEC.K1.INIT 1111111100000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 .tile R51C10:PLC2 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0201 S3_V06N0103 arc: E1_H02E0301 N3_V06S0003 arc: E1_H02E0401 V02S0401 arc: E1_H02E0501 V06S0303 arc: E1_H02E0601 V06N0303 arc: E1_H02E0701 H01E0101 arc: H00L0000 W1_H02E0001 arc: H00R0100 S1_V02N0701 arc: H01W0100 E3_H06W0303 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0101 E3_H06W0103 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0401 H02E0401 arc: N1_V02N0501 H02E0501 arc: N1_V02N0701 E3_H06W0203 arc: N3_V06N0103 E3_H06W0103 arc: N3_V06N0203 S1_V02N0401 arc: N3_V06N0303 S1_V02N0501 arc: S1_V02S0001 E3_H06W0003 arc: S1_V02S0101 E1_H01W0100 arc: S1_V02S0201 N1_V01S0000 arc: S1_V02S0301 V01N0101 arc: S1_V02S0601 E1_H02W0601 arc: S1_V02S0701 H06W0203 arc: S3_V06S0103 N1_V02S0201 arc: V00B0000 V02N0001 arc: V00B0100 V02N0301 arc: V00T0100 H02W0101 arc: W1_H02W0001 S3_V06N0003 arc: W1_H02W0101 E1_H01W0100 arc: W1_H02W0201 E3_H06W0103 arc: W1_H02W0401 S1_V02N0401 arc: W1_H02W0501 N3_V06S0303 arc: W1_H02W0601 V02N0601 arc: W3_H06W0103 V06S0103 arc: A2 W1_H02E0701 arc: B2 W1_H02E0301 arc: B4 H02E0301 arc: B5 H00R0000 arc: B6 V00T0000 arc: C1 E1_H02W0401 arc: C2 V02N0401 arc: C3 H00L0000 arc: C4 V00T0100 arc: C5 V00B0100 arc: C6 H02W0401 arc: C7 E1_H01E0101 arc: CE1 E1_H02W0101 arc: CE2 W1_H02E0101 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: D1 H02E0201 arc: D2 N1_V02S0201 arc: D3 E1_H02W0001 arc: D4 V00B0000 arc: D5 H01W0000 arc: D6 F2 arc: D7 H02W0001 arc: E1_H01E0001 F5 arc: E1_H01E0101 Q6 arc: E3_H06E0103 F1 arc: E3_H06E0203 F7 arc: E3_H06E0303 Q6 arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0000 Q4 arc: H01W0000 F4 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F5 arc: N3_V06N0003 F3 arc: S3_V06S0303 Q6 arc: V00T0000 Q2 arc: W3_H06W0303 Q6 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 1111001111000000 word: SLICEC.K1.INIT 0011000000111111 word: SLICEB.K0.INIT 1100110111001000 word: SLICEB.K1.INIT 0000111111110000 word: SLICED.K0.INIT 1100111111000000 word: SLICED.K1.INIT 1111000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 .tile R51C11:PLC2 arc: E1_H02E0001 E3_H06W0003 arc: E1_H02E0101 N1_V01S0100 arc: E1_H02E0401 V06N0203 arc: E1_H02E0701 V02N0701 arc: E3_H06E0203 H01E0001 arc: E3_H06E0303 W3_H06E0203 arc: H00L0000 H02W0201 arc: H00L0100 H02E0301 arc: H00R0100 H02E0501 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0201 H02E0201 arc: N1_V02N0301 H06W0003 arc: N1_V02N0401 H02E0401 arc: N1_V02N0601 E3_H06W0303 arc: N1_V02N0701 H06W0203 arc: N3_V06N0103 S3_V06N0003 arc: S1_V02S0001 E1_H02W0001 arc: S1_V02S0201 E3_H06W0103 arc: S1_V02S0501 H06E0303 arc: S1_V02S0701 H02W0701 arc: S3_V06S0103 H06E0103 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 V02S0001 arc: V00B0100 H02W0501 arc: V00T0100 H02E0301 arc: V01S0000 N3_V06S0103 arc: W1_H02W0001 V02S0001 arc: W1_H02W0101 V01N0101 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0401 V06N0203 arc: W1_H02W0501 V02N0501 arc: W1_H02W0601 S3_V06N0303 arc: W1_H02W0701 N1_V02S0701 arc: W3_H06W0203 E3_H06W0203 arc: A1 S1_V02N0701 arc: A2 V02S0701 arc: B1 H00R0100 arc: B2 W1_H02E0101 arc: B6 V00T0000 arc: C1 H00L0000 arc: C2 V02N0401 arc: C3 H00L0100 arc: C5 H02E0601 arc: C6 S1_V02N0001 arc: C7 E1_H01E0101 arc: CE1 E1_H02W0101 arc: CE3 S1_V02N0601 arc: CLK0 G_HPBX0000 arc: D1 V00B0100 arc: D2 V00T0100 arc: D3 H02W0001 arc: D5 V00B0000 arc: D6 F2 arc: D7 V00B0000 arc: E1_H01E0001 Q6 arc: E1_H01E0101 Q6 arc: E3_H06E0003 F0 arc: F0 F5A_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0100 F0 arc: M0 E1_H02W0601 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F0 arc: N1_V01N0101 F0 arc: N1_V02N0001 F0 arc: N3_V06N0003 F3 arc: N3_V06N0203 F7 arc: N3_V06N0303 F5 arc: S3_V06S0003 F0 arc: V00T0000 Q2 arc: W3_H06W0003 F0 arc: W3_H06W0303 Q6 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1111000000000000 word: SLICED.K0.INIT 1100111111000000 word: SLICED.K1.INIT 1111000000000000 word: SLICEB.K0.INIT 1111111000000010 word: SLICEB.K1.INIT 0000111111110000 word: SLICEA.K0.INIT 1111111111111111 word: SLICEA.K1.INIT 1111111111101100 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 .tile R51C12:PLC2 arc: E1_H02E0001 W3_H06E0003 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0301 N1_V02S0301 arc: E1_H02E0501 V01N0101 arc: E3_H06E0003 W1_H02E0001 arc: E3_H06E0103 N3_V06S0103 arc: H00L0100 V02N0101 arc: H00R0000 V02N0601 arc: H00R0100 V02N0701 arc: N1_V02N0001 V01N0001 arc: N1_V02N0101 E1_H01W0100 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 E3_H06W0003 arc: N1_V02N0401 E1_H01W0000 arc: N1_V02N0701 W1_H02E0701 arc: N3_V06N0003 S1_V02N0301 arc: N3_V06N0203 E3_H06W0203 arc: N3_V06N0303 S1_V02N0601 arc: S1_V02S0001 E1_H02W0001 arc: S1_V02S0201 E1_H01W0000 arc: S1_V02S0301 N1_V01S0100 arc: S1_V02S0501 N3_V06S0303 arc: S1_V02S0701 V01N0101 arc: S3_V06S0103 N1_V01S0100 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 H02W0401 arc: V00B0100 N1_V02S0101 arc: V00T0100 N1_V02S0701 arc: W1_H02W0001 E1_H01W0000 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0201 S3_V06N0103 arc: W1_H02W0301 E1_H01W0100 arc: W1_H02W0401 H01E0001 arc: W1_H02W0501 S1_V02N0501 arc: W1_H02W0601 E3_H06W0303 arc: W1_H02W0701 N3_V06S0203 arc: W3_H06W0003 E1_H02W0301 arc: W3_H06W0103 V06N0103 arc: W3_H06W0203 E3_H06W0103 arc: A4 H02E0701 arc: A5 N1_V01N0101 arc: B0 V00T0000 arc: B2 H02E0101 arc: B4 V02N0501 arc: B5 E1_H02W0101 arc: B6 H02W0301 arc: B7 V01S0000 arc: C0 H02E0401 arc: C1 N1_V01N0001 arc: C2 S1_V02N0401 arc: C4 S1_V02N0201 arc: C5 S1_V02N0001 arc: C6 V02N0201 arc: C7 V02N0001 arc: CE0 H00R0000 arc: CE1 H02W0101 arc: CE2 V02S0601 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: D0 F2 arc: D1 E1_H02W0001 arc: D2 V00T0100 arc: D3 H02E0001 arc: D4 S1_V02N0601 arc: D5 H00R0100 arc: D6 V00B0000 arc: D7 H01W0000 arc: E1_H01E0001 F7 arc: E3_H06E0203 F7 arc: E3_H06E0303 F5 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F6 arc: M2 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q0 arc: N1_V01N0101 Q4 arc: N3_V06N0103 F1 arc: S3_V06S0003 Q0 arc: V00T0000 Q2 arc: V01S0000 Q6 arc: W3_H06W0303 F5 word: SLICEA.K0.INIT 1100111111000000 word: SLICEA.K1.INIT 1111000000000000 word: SLICED.K0.INIT 1111001111000000 word: SLICED.K1.INIT 0011000000111111 word: SLICEC.K0.INIT 0000110010101110 word: SLICEC.K1.INIT 0010010011100111 word: SLICEB.K0.INIT 1100110011110000 word: SLICEB.K1.INIT 1111111100000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 .tile R51C13:PLC2 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0101 V06N0103 arc: E1_H02E0301 E1_H01W0100 arc: E1_H02E0701 W3_H06E0203 arc: H00L0000 S1_V02N0001 arc: H00R0000 H02W0601 arc: H00R0100 H02W0701 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0201 H01E0001 arc: N1_V02N0301 H02E0301 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0701 E3_H06W0203 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 H06E0103 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0401 N1_V02S0401 arc: S1_V02S0601 E1_H01W0000 arc: S1_V02S0701 V01N0101 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0203 E1_H01W0000 arc: S3_V06S0303 N3_V06S0203 arc: V00B0100 H02E0501 arc: V00T0000 N1_V02S0401 arc: W1_H02W0001 S3_V06N0003 arc: W1_H02W0101 V02N0101 arc: W1_H02W0301 V02N0301 arc: W1_H02W0401 V01N0001 arc: W1_H02W0601 S1_V02N0601 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0103 E3_H06W0103 arc: B0 V02S0101 arc: B4 V01S0000 arc: C0 H02W0401 arc: C3 N1_V01N0001 arc: C4 V02N0201 arc: C5 V02S0001 arc: C6 E1_H02W0601 arc: C7 H02W0601 arc: CE0 H02E0101 arc: CE2 H00L0000 arc: CLK0 G_HPBX0000 arc: D0 V00B0100 arc: D1 H00R0000 arc: D3 E1_H02W0001 arc: D4 F0 arc: D5 H02W0001 arc: D6 H00R0100 arc: D7 V00B0000 arc: E1_H01E0001 F6 arc: E1_H01E0101 F6 arc: E3_H06E0003 F3 arc: E3_H06E0303 F6 arc: F0 F5A_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F6 arc: H01W0100 F6 arc: M0 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0001 Q4 arc: N1_V01N0101 F5 arc: N3_V06N0203 F7 arc: N3_V06N0303 F6 arc: V00B0000 F6 arc: V01S0000 Q0 arc: V01S0100 F6 arc: W3_H06W0203 Q4 arc: W3_H06W0303 F6 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1111000000000000 word: SLICED.K0.INIT 1111000000000000 word: SLICED.K1.INIT 0000111111110000 word: SLICEC.K0.INIT 1100111111000000 word: SLICEC.K1.INIT 1111000000000000 word: SLICEA.K0.INIT 1111000011001100 word: SLICEA.K1.INIT 1111111100000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 .tile R51C14:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0101 W1_H02E0101 arc: E1_H02E0201 N1_V01S0000 arc: E1_H02E0401 V01N0001 arc: E1_H02E0501 S1_V02N0501 arc: E1_H02E0601 W3_H06E0303 arc: E1_H02E0701 W3_H06E0203 arc: E3_H06E0003 W1_H02E0001 arc: E3_H06E0103 H01E0101 arc: E3_H06E0203 W3_H06E0103 arc: H00R0100 V02N0701 arc: H01W0000 E3_H06W0103 arc: H01W0100 W3_H06E0303 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0001 V01N0001 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0301 E1_H01W0100 arc: N1_V02N0401 H01E0001 arc: N1_V02N0501 E3_H06W0303 arc: N1_V02N0601 S3_V06N0303 arc: N1_V02N0701 H02W0701 arc: N3_V06N0003 S1_V02N0301 arc: N3_V06N0103 S1_V02N0101 arc: N3_V06N0203 E1_H01W0000 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 E3_H06W0003 arc: S1_V02S0201 V01N0001 arc: S1_V02S0601 W3_H06E0303 arc: S1_V02S0701 V01N0101 arc: S3_V06S0003 N1_V01S0000 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 N1_V02S0501 arc: V00B0100 W1_H02E0501 arc: V00T0100 V02S0501 arc: V01S0100 N3_V06S0303 arc: W1_H02W0001 N1_V01S0000 arc: W1_H02W0101 E3_H06W0103 arc: W1_H02W0201 E1_H01W0000 arc: W1_H02W0301 E1_H02W0201 arc: W1_H02W0401 V06S0203 arc: W1_H02W0601 E1_H02W0601 arc: W1_H02W0701 V02S0701 arc: W3_H06W0003 E1_H02W0001 arc: W3_H06W0103 E1_H02W0201 arc: W3_H06W0203 E3_H06W0203 arc: A1 E1_H02W0501 arc: A5 V02N0301 arc: A7 V02N0101 arc: B1 H01W0100 arc: B3 H00R0100 arc: B4 V01S0000 arc: B5 V02N0501 arc: B7 H02E0301 arc: C1 V02N0401 arc: C3 V02S0601 arc: C4 V02N0001 arc: C5 E1_H01E0101 arc: C7 V00T0100 arc: CE1 W1_H02E0101 arc: CE2 H02E0101 arc: CLK0 G_HPBX0000 arc: D1 V00B0100 arc: D3 V02S0001 arc: D4 H00L0100 arc: D5 H00L0100 arc: D7 V02N0601 arc: E1_H01E0101 F7 arc: E3_H06E0303 F5 arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H00L0100 F3 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0001 F1 arc: S1_V02S0401 Q4 arc: V01S0000 Q3 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1111001111000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1001011100100101 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1001011100100101 word: SLICEC.K0.INIT 1100111111000000 word: SLICEC.K1.INIT 0110001011111011 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 .tile R51C15:PLC2 arc: E1_H02E0001 H01E0001 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0201 V06S0103 arc: E1_H02E0601 E3_H06W0303 arc: E1_H02E0701 W1_H02E0701 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0103 W3_H06E0103 arc: H00L0000 W1_H02E0001 arc: H00L0100 S1_V02N0301 arc: H01W0000 E3_H06W0103 arc: H01W0100 E3_H06W0303 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0201 N3_V06S0103 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0601 E3_H06W0303 arc: N1_V02N0701 E3_H06W0203 arc: N3_V06N0103 E3_H06W0103 arc: N3_V06N0203 E3_H06W0203 arc: N3_V06N0303 S1_V02N0601 arc: S1_V02S0101 H06W0103 arc: S1_V02S0201 E3_H06W0103 arc: S1_V02S0301 E1_H02W0301 arc: S1_V02S0401 V01N0001 arc: S1_V02S0501 E1_H02W0501 arc: S1_V02S0701 H02E0701 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 H06E0103 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 W3_H06E0303 arc: V00B0000 V02N0001 arc: V00T0000 V02S0401 arc: V00T0100 N1_V02S0501 arc: W1_H02W0001 S3_V06N0003 arc: W1_H02W0201 E1_H01W0000 arc: W1_H02W0401 V02N0401 arc: W1_H02W0601 E1_H01W0000 arc: W1_H02W0701 E1_H01W0100 arc: W3_H06W0003 E3_H06W0303 arc: W3_H06W0103 E3_H06W0103 arc: W3_H06W0203 E3_H06W0203 arc: W3_H06W0303 E3_H06W0303 arc: A4 V00B0000 arc: A5 E1_H02W0701 arc: B2 H02W0301 arc: B4 V02S0501 arc: B5 S1_V02N0501 arc: B6 V01S0000 arc: C1 N1_V01N0001 arc: C2 H00L0100 arc: C4 V00B0100 arc: C5 H02E0601 arc: C6 H02E0401 arc: C7 E1_H01E0101 arc: CE1 H02E0101 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D1 S1_V02N0001 arc: D2 V02N0201 arc: D3 V00T0100 arc: D4 N1_V02S0401 arc: D5 V02N0601 arc: D6 F2 arc: D7 H02E0201 arc: E1_H01E0001 F1 arc: E1_H01E0101 Q6 arc: E1_H02E0401 F4 arc: E3_H06E0203 F7 arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: M2 V00T0000 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q6 arc: S1_V02S0601 Q6 arc: V00B0100 F5 arc: V01S0000 Q2 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111000000000000 word: SLICED.K0.INIT 1100111111000000 word: SLICED.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 0110001011111011 word: SLICEC.K1.INIT 1001011100011001 word: SLICEB.K0.INIT 1111000011001100 word: SLICEB.K1.INIT 1111111100000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 .tile R51C16:PLC2 arc: E1_H02E0001 V02N0001 arc: E1_H02E0101 N1_V01S0100 arc: E1_H02E0201 V02N0201 arc: E1_H02E0301 V06S0003 arc: E1_H02E0401 V06S0203 arc: E1_H02E0501 S3_V06N0303 arc: E1_H02E0601 V01N0001 arc: E3_H06E0203 W3_H06E0203 arc: E3_H06E0303 V01N0101 arc: H00L0100 H02W0301 arc: H00R0000 S1_V02N0401 arc: H00R0100 H02E0701 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0501 W1_H02E0501 arc: N1_V02N0601 H02E0601 arc: N1_V02N0701 S3_V06N0203 arc: N3_V06N0003 H01E0001 arc: N3_V06N0103 S1_V02N0101 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S1_V02N0501 arc: S1_V02S0001 H02W0001 arc: S1_V02S0101 N1_V02S0101 arc: S1_V02S0201 E3_H06W0103 arc: S1_V02S0301 N1_V02S0201 arc: S1_V02S0401 H02W0401 arc: S1_V02S0601 H06E0303 arc: S3_V06S0003 E1_H01W0000 arc: S3_V06S0303 W3_H06E0303 arc: V00B0000 N1_V02S0201 arc: V00B0100 E1_H02W0501 arc: V00T0000 H02W0201 arc: V00T0100 V02S0701 arc: V01S0100 N3_V06S0303 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0201 N1_V02S0201 arc: W1_H02W0301 V02N0301 arc: W1_H02W0501 E3_H06W0303 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0303 E3_H06W0203 arc: A7 N1_V01N0101 arc: B0 V00B0000 arc: B2 H00R0100 arc: B4 N1_V01S0000 arc: B6 V00B0000 arc: B7 V01S0000 arc: C0 E1_H02W0601 arc: C1 N1_V01N0001 arc: C2 S1_V02N0601 arc: C4 E1_H02W0401 arc: C6 V00T0000 arc: C7 V00T0100 arc: CE0 H00L0100 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: D0 E1_H02W0201 arc: D1 V00T0100 arc: D2 V02S0001 arc: D3 H00R0000 arc: D4 E1_H02W0001 arc: D5 W1_H02E0001 arc: D6 V02N0401 arc: D7 N1_V02S0401 arc: E3_H06E0103 F2 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q0 arc: H01W0100 F2 arc: M2 H02W0601 arc: M4 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q0 arc: N1_V01N0101 Q6 arc: N1_V02N0301 F1 arc: S3_V06S0203 F4 arc: V01S0000 Q0 arc: W1_H02W0001 Q2 arc: W1_H02W0601 Q6 arc: W3_H06W0103 F2 arc: W3_H06W0203 F7 word: SLICEA.K0.INIT 1111001111000000 word: SLICEA.K1.INIT 0000000011110000 word: SLICED.K0.INIT 1111001111000000 word: SLICED.K1.INIT 0000000000010000 word: SLICEB.K0.INIT 0000000011111100 word: SLICEB.K1.INIT 1111111100000000 word: SLICEC.K0.INIT 0011000000111111 word: SLICEC.K1.INIT 0000000011111111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 .tile R51C17:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: E1_H02E0001 W3_H06E0003 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0201 W1_H02E0201 arc: E1_H02E0301 W3_H06E0003 arc: E1_H02E0401 W1_H02E0401 arc: E1_H02E0501 V02N0501 arc: E1_H02E0601 W1_H02E0601 arc: E3_H06E0203 W3_H06E0203 arc: E3_H06E0303 W3_H06E0303 arc: H00L0000 V02N0001 arc: H00R0100 N1_V02S0701 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 V01N0101 arc: N1_V02N0201 E3_H06W0103 arc: N1_V02N0301 E3_H06W0003 arc: N1_V02N0401 H02W0401 arc: N1_V02N0501 H02W0501 arc: N1_V02N0601 H06W0303 arc: N3_V06N0003 W3_H06E0003 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0001 W3_H06E0003 arc: S1_V02S0101 N3_V06S0103 arc: S1_V02S0201 H06E0103 arc: S1_V02S0301 W3_H06E0003 arc: S1_V02S0401 H02E0401 arc: S1_V02S0501 N1_V01S0100 arc: S1_V02S0701 N1_V02S0601 arc: S3_V06S0203 E1_H01W0000 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 V02S0001 arc: V00B0100 H02W0501 arc: V00T0100 W1_H02E0101 arc: W1_H02W0001 W3_H06E0003 arc: W1_H02W0101 V01N0101 arc: W1_H02W0201 E1_H02W0701 arc: W1_H02W0301 W3_H06E0003 arc: W1_H02W0601 E1_H02W0601 arc: W1_H02W0701 E1_H01W0100 arc: W3_H06W0003 V01N0001 arc: W3_H06W0103 S3_V06N0103 arc: W3_H06W0203 N3_V06S0203 arc: W3_H06W0303 E3_H06W0303 arc: A1 H00L0000 arc: A3 V00T0000 arc: A7 S1_V02N0301 arc: B0 H00R0100 arc: B1 H01W0100 arc: B2 H02W0301 arc: B3 E1_H02W0301 arc: B4 H02E0101 arc: B6 H02E0301 arc: B7 E1_H02W0101 arc: C0 W1_H02E0601 arc: C1 V02N0601 arc: C2 W1_H02E0601 arc: C3 V02N0601 arc: C4 H02W0401 arc: C6 S1_V02N0201 arc: C7 V00B0100 arc: CLK0 G_HPBX0000 arc: D0 V00T0100 arc: D1 H02E0201 arc: D2 N1_V02S0001 arc: D3 H02E0201 arc: D4 V02S0401 arc: D5 V00B0000 arc: D6 W1_H02E0001 arc: D7 H02E0001 arc: E3_H06E0103 F1 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q6 arc: H01W0100 F0 arc: LSR0 E1_H02W0501 arc: M4 V00B0100 arc: MUXCLK3 CLK0 arc: MUXLSR3 LSR0 arc: N1_V01N0101 F4 arc: N3_V06N0303 F6 arc: V00T0000 F2 arc: V01S0000 F3 arc: W1_H02W0401 F6 arc: W1_H02W0501 F7 word: SLICEB.K0.INIT 1111110000001100 word: SLICEB.K1.INIT 0000000011001010 word: SLICEA.K0.INIT 1111110000001100 word: SLICEA.K1.INIT 0000000010101100 word: SLICED.K0.INIT 1100000011001111 word: SLICED.K1.INIT 0000000001010011 word: SLICEC.K0.INIT 0011000000111111 word: SLICEC.K1.INIT 0000000011111111 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 .tile R51C18:PLC2 arc: E1_H01E0101 W3_H06E0203 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0601 H01E0001 arc: E1_H02E0701 V02N0701 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0103 W3_H06E0003 arc: E3_H06E0303 W1_H02E0501 arc: H00L0100 H02E0301 arc: H00R0000 N1_V02S0601 arc: H00R0100 E1_H02W0701 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0101 E3_H06W0103 arc: N1_V02N0301 H06W0003 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0501 S1_V02N0501 arc: N1_V02N0601 H06W0303 arc: N1_V02N0701 E3_H06W0203 arc: N3_V06N0003 S1_V02N0301 arc: N3_V06N0103 H06E0103 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0001 N1_V02S0501 arc: S1_V02S0201 H06W0103 arc: S1_V02S0301 V01N0101 arc: S1_V02S0501 N1_V01S0100 arc: S1_V02S0601 H01E0001 arc: S3_V06S0003 H06E0003 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 N3_V06S0303 arc: V00B0100 E1_H02W0501 arc: V00T0100 V02N0501 arc: V01S0000 N3_V06S0103 arc: W1_H02W0001 N1_V02S0001 arc: W1_H02W0201 E1_H01W0000 arc: W1_H02W0301 V06S0003 arc: W1_H02W0401 E1_H02W0401 arc: W1_H02W0501 V02N0501 arc: W1_H02W0601 E1_H02W0301 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0103 E1_H02W0201 arc: W3_H06W0203 E3_H06W0103 arc: W3_H06W0303 E3_H06W0303 arc: A5 E1_H02W0701 arc: B0 N1_V02S0301 arc: B2 V02S0101 arc: B5 V02S0701 arc: B6 N1_V01S0000 arc: B7 V00B0000 arc: C0 H02E0601 arc: C2 E1_H02W0401 arc: C5 H02W0401 arc: C6 W1_H02E0601 arc: C7 S1_V02N0201 arc: CE2 H00L0100 arc: CE3 H02E0101 arc: CLK0 G_HPBX0000 arc: D0 H02E0201 arc: D1 V02S0201 arc: D2 H00R0000 arc: D3 V02N0201 arc: D4 H00R0100 arc: D5 V01N0001 arc: D6 V02S0401 arc: D7 H02W0001 arc: E1_H01E0001 F6 arc: E1_H02E0201 F2 arc: E1_H02E0501 F7 arc: E3_H06E0203 Q4 arc: F0 F5A_SLICE arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q4 arc: H01W0100 Q4 arc: M0 E1_H02W0601 arc: M2 V00T0100 arc: M4 V00B0100 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 F7 arc: V00B0000 Q6 arc: V01S0100 F0 word: SLICED.K0.INIT 1111001111000000 word: SLICED.K1.INIT 0011000000111111 word: SLICEC.K0.INIT 0000000011111111 word: SLICEC.K1.INIT 1111011111010101 word: SLICEA.K0.INIT 0011000000111111 word: SLICEA.K1.INIT 0000000011111111 word: SLICEB.K0.INIT 0011000000111111 word: SLICEB.K1.INIT 0000000011111111 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 .tile R51C19:PLC2 arc: E1_H02E0001 W1_H02E0501 arc: E1_H02E0101 W1_H02E0001 arc: E1_H02E0601 W3_H06E0303 arc: E3_H06E0003 W1_H02E0001 arc: E3_H06E0103 H01E0101 arc: H00L0000 H02W0201 arc: H00L0100 E1_H02W0301 arc: H00R0000 V02S0401 arc: H00R0100 S1_V02N0701 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0201 H06E0103 arc: N1_V02N0401 H02W0401 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0701 H02E0701 arc: N3_V06N0003 W3_H06E0003 arc: N3_V06N0103 H06W0103 arc: N3_V06N0203 H06W0203 arc: S1_V02S0001 N1_V02S0001 arc: S1_V02S0101 N1_V02S0101 arc: S1_V02S0301 W1_H02E0301 arc: S1_V02S0401 E1_H01W0000 arc: S1_V02S0601 N1_V02S0301 arc: S3_V06S0003 E3_H06W0003 arc: S3_V06S0103 N1_V02S0101 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 W1_H02E0401 arc: V00B0100 V02N0301 arc: V00T0000 H02E0201 arc: V00T0100 V02N0501 arc: W1_H02W0001 H01E0001 arc: W1_H02W0101 E1_H01W0100 arc: W1_H02W0301 V02S0301 arc: W1_H02W0401 V02N0401 arc: W1_H02W0501 S1_V02N0501 arc: W1_H02W0601 V02N0601 arc: W3_H06W0003 S3_V06N0003 arc: W3_H06W0103 S3_V06N0103 arc: W3_H06W0203 S3_V06N0203 arc: A3 E1_H02W0701 arc: B0 V00T0000 arc: B3 S1_V02N0101 arc: B4 N1_V01S0000 arc: B6 V02N0701 arc: B7 H02E0101 arc: C0 H00L0100 arc: C2 V02S0601 arc: C3 H00R0100 arc: C4 H02W0401 arc: C6 S1_V02N0201 arc: C7 V02S0001 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D0 H02E0001 arc: D1 V02N0201 arc: D2 H00R0000 arc: D3 H00R0000 arc: D4 N1_V02S0401 arc: D5 S1_V02N0601 arc: D6 H02W0001 arc: D7 V00B0000 arc: E1_H01E0101 F6 arc: E1_H02E0201 F0 arc: E1_H02E0401 F4 arc: F0 F5A_SLICE arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F0 arc: M0 V00B0100 arc: M2 N1_V01N0001 arc: M4 V00T0100 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q7 arc: S1_V02S0201 F2 arc: V01S0000 F7 arc: W1_H02W0701 F7 word: SLICED.K0.INIT 0000000000111111 word: SLICED.K1.INIT 0000110000111111 word: SLICEA.K0.INIT 1111001100000011 word: SLICEA.K1.INIT 1111111100000000 word: SLICEC.K0.INIT 0000001111110011 word: SLICEC.K1.INIT 0000000011111111 word: SLICEB.K0.INIT 1111111100001111 word: SLICEB.K1.INIT 1010100000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 .tile R51C20:PLC2 arc: E1_H01E0101 E3_H06W0203 arc: E1_H02E0001 W1_H02E0501 arc: E1_H02E0101 S3_V06N0103 arc: E1_H02E0201 E1_H01W0000 arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0501 V06N0303 arc: E1_H02E0601 V06N0303 arc: E1_H02E0701 E3_H06W0203 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0203 N1_V01S0000 arc: E3_H06E0303 W3_H06E0203 arc: H00L0000 N1_V02S0201 arc: H00R0100 V02N0701 arc: N1_V02N0001 W1_H02E0001 arc: N1_V02N0101 H02E0101 arc: N1_V02N0201 H02W0201 arc: N1_V02N0301 V01N0101 arc: N1_V02N0401 E3_H06W0203 arc: N1_V02N0601 W1_H02E0601 arc: N1_V02N0701 E1_H02W0701 arc: N3_V06N0003 E1_H01W0000 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0303 E1_H01W0100 arc: S1_V02S0001 W3_H06E0003 arc: S1_V02S0101 H06E0103 arc: S1_V02S0401 N1_V02S0101 arc: S1_V02S0501 N1_V02S0501 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 W3_H06E0203 arc: V00B0000 V02S0201 arc: V00B0100 E1_H02W0501 arc: V01S0000 N3_V06S0103 arc: W1_H02W0001 E1_H02W0501 arc: W1_H02W0201 S3_V06N0103 arc: W1_H02W0501 V06N0303 arc: W1_H02W0601 V02N0601 arc: W1_H02W0701 H01E0101 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0303 E3_H06W0203 arc: A3 V00T0000 arc: B0 S1_V02N0101 arc: B1 E1_H02W0301 arc: B3 H00L0000 arc: B4 E1_H02W0101 arc: B5 H00R0000 arc: B6 S1_V02N0701 arc: C0 H02W0601 arc: C1 E1_H02W0401 arc: C3 H00L0100 arc: C4 E1_H01E0101 arc: C5 N1_V02S0001 arc: C6 H02E0401 arc: CE0 H02W0101 arc: CE1 H02E0101 arc: CLK0 G_HPBX0000 arc: D0 V00B0100 arc: D1 H02E0001 arc: D2 F0 arc: D3 H02E0201 arc: D4 H00R0100 arc: D5 V02S0401 arc: D6 N1_V02S0601 arc: D7 H02W0001 arc: E1_H01E0001 F6 arc: E1_H02E0401 F6 arc: E3_H06E0103 Q2 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H00L0100 F1 arc: H00R0000 Q4 arc: H01W0000 Q1 arc: H01W0100 F5 arc: M2 V00B0000 arc: M6 H02W0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0001 F1 arc: N1_V01N0101 Q4 arc: N3_V06N0203 Q4 arc: S1_V02S0201 Q2 arc: S1_V02S0601 Q4 arc: V00T0000 F0 arc: V01S0100 Q4 arc: W1_H02W0301 F1 arc: W1_H02W0401 Q4 arc: W3_H06W0103 Q2 arc: W3_H06W0203 Q4 word: SLICEC.K0.INIT 0011111100110000 word: SLICEC.K1.INIT 1111001111000000 word: SLICEA.K0.INIT 0000000000111111 word: SLICEA.K1.INIT 0000110000111111 word: SLICEB.K0.INIT 0000000011111111 word: SLICEB.K1.INIT 1111011111010101 word: SLICED.K0.INIT 1100111100000011 word: SLICED.K1.INIT 1111111100000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 .tile R51C21:PLC2 arc: E1_H02E0101 W1_H02E0101 arc: E1_H02E0201 V02N0201 arc: E1_H02E0301 V02N0301 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0303 W3_H06E0203 arc: H00L0000 N1_V02S0201 arc: H00L0100 S1_V02N0101 arc: H00R0100 H02E0701 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 H02E0101 arc: N1_V02N0201 H02E0201 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0601 W1_H02E0601 arc: N1_V02N0701 V01N0101 arc: N3_V06N0103 S1_V02N0201 arc: N3_V06N0303 H06E0303 arc: S1_V02S0001 E3_H06W0003 arc: S1_V02S0101 W1_H02E0101 arc: S1_V02S0301 N3_V06S0003 arc: S1_V02S0401 N1_V02S0101 arc: S1_V02S0601 N1_V02S0601 arc: S1_V02S0701 N3_V06S0203 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0303 N3_V06S0203 arc: V00B0100 H02E0701 arc: V00T0100 H02E0301 arc: W1_H02W0001 E1_H02W0501 arc: W1_H02W0101 S3_V06N0103 arc: W1_H02W0201 H01E0001 arc: W1_H02W0301 E1_H02W0301 arc: W1_H02W0401 V01N0001 arc: W1_H02W0501 E1_H01W0100 arc: W1_H02W0601 V02N0601 arc: W1_H02W0701 S1_V02N0701 arc: W3_H06W0003 E1_H01W0000 arc: A3 E1_H01E0001 arc: B0 V02N0301 arc: B1 S1_V02N0301 arc: B3 H00L0000 arc: B5 V01S0000 arc: B6 E1_H02W0101 arc: B7 V00B0000 arc: C0 H00L0100 arc: C1 V02N0401 arc: C3 H02E0401 arc: C5 H02W0601 arc: C6 V00B0100 arc: C7 V02S0001 arc: CE1 W1_H02E0101 arc: CLK0 G_HPBX0000 arc: D0 H02E0201 arc: D1 V02N0201 arc: D2 F0 arc: D3 V02S0201 arc: D4 V02S0601 arc: D5 H00R0100 arc: D6 H02W0001 arc: D7 E1_H02W0201 arc: E1_H01E0001 F0 arc: E1_H01E0101 F1 arc: E1_H02E0401 Q6 arc: E3_H06E0103 Q2 arc: E3_H06E0203 Q4 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F1 arc: H01W0100 Q6 arc: M2 H02E0601 arc: M4 V00T0100 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q6 arc: N1_V01N0101 Q2 arc: N3_V06N0203 Q4 arc: S1_V02S0501 F7 arc: S3_V06S0103 Q2 arc: V00B0000 Q6 arc: V01S0000 Q4 arc: V01S0100 Q4 arc: W3_H06W0103 F1 arc: W3_H06W0203 Q4 arc: W3_H06W0303 Q6 word: SLICED.K0.INIT 0011111100110000 word: SLICED.K1.INIT 1111001111000000 word: SLICEA.K0.INIT 0000000000111111 word: SLICEA.K1.INIT 0000000000001100 word: SLICEB.K0.INIT 0000000011111111 word: SLICEB.K1.INIT 1111110101110101 word: SLICEC.K0.INIT 1111111100000000 word: SLICEC.K1.INIT 1100110000001111 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.A1MUX 1 .tile R51C22:PLC2 arc: E1_H02E0101 W1_H02E0101 arc: E1_H02E0201 W1_H02E0701 arc: E1_H02E0301 S3_V06N0003 arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0601 V02S0601 arc: E1_H02E0701 S3_V06N0203 arc: E3_H06E0103 W1_H02E0101 arc: H00R0100 S1_V02N0501 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0001 H06E0003 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0401 H02E0401 arc: N1_V02N0501 W1_H02E0501 arc: N1_V02N0601 W3_H06E0303 arc: N3_V06N0003 E3_H06W0003 arc: N3_V06N0203 W3_H06E0203 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0301 H06E0003 arc: S1_V02S0501 E1_H01W0100 arc: S1_V02S0601 H02W0601 arc: S1_V02S0701 W1_H02E0701 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0203 N3_V06S0203 arc: V00B0000 S1_V02N0001 arc: V00B0100 W1_H02E0701 arc: V00T0000 H02E0201 arc: V00T0100 V02N0701 arc: W1_H02W0001 E1_H02W0501 arc: W1_H02W0101 V01N0101 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0401 V06S0203 arc: W1_H02W0501 H01E0101 arc: W1_H02W0601 S1_V02N0601 arc: W1_H02W0701 N1_V01S0100 arc: W3_H06W0003 E3_H06W0003 arc: A7 N1_V01N0101 arc: B0 H02E0301 arc: B1 S1_V02N0301 arc: B3 H00L0000 arc: B5 H00R0000 arc: B7 N1_V02S0501 arc: C0 H02W0401 arc: C1 N1_V01N0001 arc: C3 H00R0100 arc: C5 V00B0100 arc: C7 E1_H01E0101 arc: CE0 W1_H02E0101 arc: CE3 H02E0101 arc: CLK0 G_HPBX0000 arc: D0 H01E0101 arc: D1 V00T0100 arc: D2 H02W0001 arc: D3 V00B0100 arc: D4 E1_H02W0001 arc: D5 W1_H02E0001 arc: D6 F0 arc: D7 V02S0401 arc: E1_H01E0001 Q4 arc: E1_H01E0101 F1 arc: E1_H02E0001 Q2 arc: E3_H06E0203 Q4 arc: E3_H06E0303 Q6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: F6 F5D_SLICE arc: H00L0000 Q2 arc: H00R0000 Q4 arc: H01W0000 Q4 arc: H01W0100 F1 arc: M2 H02W0601 arc: M4 V00B0000 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 F0 arc: N1_V02N0301 F1 arc: N3_V06N0103 Q1 arc: S3_V06S0303 Q6 arc: V01S0000 Q4 arc: V01S0100 Q2 arc: W3_H06W0103 Q2 arc: W3_H06W0203 Q4 arc: W3_H06W0303 Q6 word: SLICED.K0.INIT 0000000011111111 word: SLICED.K1.INIT 1111011111010101 word: SLICEC.K0.INIT 1111111100000000 word: SLICEC.K1.INIT 1100000011001111 word: SLICEA.K0.INIT 0000000000111111 word: SLICEA.K1.INIT 0000110000111111 word: SLICEB.K0.INIT 1111111100000000 word: SLICEB.K1.INIT 1100110000001111 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.A1MUX 1 .tile R51C23:PLC2 arc: E1_H01E0101 W3_H06E0203 arc: E1_H02E0101 E1_H01W0100 arc: E1_H02E0201 N3_V06S0103 arc: E3_H06E0103 W1_H02E0101 arc: E3_H06E0303 W3_H06E0303 arc: H00L0000 H02E0201 arc: H00L0100 H02W0301 arc: H00R0000 N1_V02S0401 arc: H00R0100 V02S0701 arc: N1_V02N0001 H02E0001 arc: N1_V02N0301 H02E0301 arc: N1_V02N0401 H06E0203 arc: N1_V02N0701 H02E0701 arc: N3_V06N0003 E1_H01W0000 arc: N3_V06N0203 H01E0001 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0101 E1_H02W0101 arc: S1_V02S0201 N1_V02S0201 arc: S1_V02S0401 H06W0203 arc: S1_V02S0501 N1_V01S0100 arc: S1_V02S0601 N1_V02S0301 arc: S3_V06S0103 H06E0103 arc: V00B0000 N1_V02S0001 arc: V00B0100 S1_V02N0301 arc: V00T0000 N1_V02S0401 arc: V00T0100 N1_V02S0701 arc: W1_H02W0001 N3_V06S0003 arc: W1_H02W0101 E1_H01W0100 arc: W1_H02W0201 V02S0201 arc: W1_H02W0301 V02N0301 arc: W1_H02W0401 V02S0401 arc: W1_H02W0501 V06S0303 arc: W1_H02W0601 E1_H02W0601 arc: W3_H06W0003 E3_H06W0303 arc: W3_H06W0303 E1_H01W0100 arc: A4 V02N0101 arc: A6 V00T0100 arc: B1 H02W0101 arc: B3 H01W0100 arc: B4 H00R0000 arc: B6 V02N0701 arc: B7 V02N0501 arc: C1 H00R0100 arc: C3 H00L0000 arc: C4 S1_V02N0001 arc: C5 V00T0000 arc: C6 V02N0201 arc: C7 H02E0401 arc: CE3 H02E0101 arc: CLK0 G_HPBX0000 arc: D1 V02N0001 arc: D2 H02W0201 arc: D3 E1_H02W0001 arc: D4 H00L0100 arc: D5 H00L0100 arc: D6 H01W0000 arc: D7 V00B0000 arc: E1_H01E0001 F7 arc: E1_H02E0501 F7 arc: E3_H06E0203 F7 arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F4 arc: H01W0100 Q2 arc: M2 E1_H02W0601 arc: M4 V00B0100 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F7 arc: N1_V01N0101 Q2 arc: N1_V02N0101 F1 arc: N1_V02N0201 Q2 arc: V01S0000 Q2 arc: V01S0100 Q6 arc: W3_H06W0103 F1 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111000011000000 word: SLICED.K0.INIT 1100110011001110 word: SLICED.K1.INIT 0011111100000000 word: SLICEC.K0.INIT 1110101001000000 word: SLICEC.K1.INIT 0000111111110000 word: SLICEB.K0.INIT 1111111100000000 word: SLICEB.K1.INIT 1100000011001111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.A1MUX 1 .tile R51C24:PLC2 arc: E1_H02E0001 H01E0001 arc: E1_H02E0101 W3_H06E0103 arc: E1_H02E0301 V02N0301 arc: E3_H06E0003 W1_H02E0001 arc: E3_H06E0203 W3_H06E0203 arc: H00L0100 S1_V02N0101 arc: H00R0000 H02W0401 arc: H00R0100 S1_V02N0701 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0101 E3_H06W0103 arc: N1_V02N0301 H02W0301 arc: N1_V02N0601 W1_H02E0601 arc: N1_V02N0701 N1_V01S0100 arc: S1_V02S0001 N3_V06S0003 arc: S1_V02S0301 N3_V06S0003 arc: S1_V02S0701 H06E0203 arc: S3_V06S0103 H06E0103 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 N1_V02S0501 arc: V00B0000 H02W0601 arc: V00B0100 E1_H02W0501 arc: W1_H02W0001 E3_H06W0003 arc: W1_H02W0101 E1_H01W0100 arc: W1_H02W0201 E1_H02W0701 arc: W1_H02W0301 W3_H06E0003 arc: W1_H02W0501 S1_V02N0501 arc: W3_H06W0303 E3_H06W0203 arc: B1 V00T0000 arc: B3 H00L0000 arc: B5 V02S0701 arc: B7 H02E0101 arc: C1 V02S0401 arc: C3 E1_H02W0601 arc: C5 V02S0201 arc: C7 V00B0100 arc: CLK0 G_HPBX0000 arc: D0 E1_H02W0201 arc: D1 H02W0201 arc: D2 H00R0000 arc: D3 H01E0101 arc: D4 V02S0601 arc: D5 H00R0100 arc: D6 H02E0201 arc: D7 H00L0100 arc: E1_H01E0101 Q6 arc: F0 F5A_SLICE arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: F6 F5D_SLICE arc: H00L0000 Q2 arc: H01W0000 Q4 arc: H01W0100 Q6 arc: M0 H02W0601 arc: M2 H02W0601 arc: M4 V00B0000 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q6 arc: N1_V01N0101 Q4 arc: N3_V06N0003 Q0 arc: N3_V06N0103 Q2 arc: N3_V06N0203 Q4 arc: N3_V06N0303 Q6 arc: S1_V02S0201 Q2 arc: S1_V02S0401 Q4 arc: V00T0000 Q0 arc: V01S0000 Q2 arc: V01S0100 Q0 arc: W3_H06W0003 Q0 arc: W3_H06W0103 Q2 arc: W3_H06W0203 Q4 word: SLICEA.K0.INIT 1111111100000000 word: SLICEA.K1.INIT 1100000011001111 word: SLICED.K0.INIT 1111111100000000 word: SLICED.K1.INIT 1100000011001111 word: SLICEC.K0.INIT 1111111100000000 word: SLICEC.K1.INIT 1100000011001111 word: SLICEB.K0.INIT 1111111100000000 word: SLICEB.K1.INIT 1100000011001111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.A1MUX 1 .tile R51C25:PLC2 arc: E1_H02E0001 W3_H06E0003 arc: E1_H02E0301 V06S0003 arc: E1_H02E0501 W1_H02E0501 arc: E1_H02E0601 N1_V02S0601 arc: E3_H06E0003 W3_H06E0003 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0501 W1_H02E0501 arc: N1_V02N0601 H06W0303 arc: N1_V02N0701 E1_H01W0100 arc: N3_V06N0203 H06E0203 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0001 E1_H01W0000 arc: S1_V02S0201 V01N0001 arc: S1_V02S0301 H06W0003 arc: S1_V02S0401 N1_V02S0101 arc: S1_V02S0501 H06W0303 arc: S1_V02S0601 E1_H01W0000 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 H06E0303 arc: V00B0100 H02W0501 arc: V00T0100 V02S0501 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0101 H01E0101 arc: W1_H02W0201 W3_H06E0103 arc: W1_H02W0301 V06S0003 arc: W1_H02W0401 E3_H06W0203 arc: W1_H02W0601 V02N0601 arc: W3_H06W0003 E1_H01W0000 arc: B1 V01N0001 arc: C0 E1_H02W0601 arc: C1 E1_H02W0601 arc: CE0 H00L0000 arc: CLK0 G_HPBX0000 arc: D0 V00B0100 arc: D1 V00B0100 arc: E3_H06E0103 Q1 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: H00L0000 F0 arc: H01W0100 Q2 arc: LSR0 H02E0301 arc: LSR1 H02E0301 arc: M2 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXLSR0 LSR0 arc: MUXLSR1 LSR1 arc: V01S0100 Q2 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000111111111111 word: SLICEA.K1.INIT 0000000011000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET SET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.A1MUX 1 .tile R51C26:PLC2 arc: E1_H02E0001 V01N0001 arc: E1_H02E0401 W1_H02E0101 arc: H00R0000 S1_V02N0401 arc: N1_V02N0301 H02E0301 arc: N1_V02N0401 H06E0203 arc: N1_V02N0501 H02W0501 arc: N1_V02N0601 N3_V06S0303 arc: N3_V06N0103 S1_V02N0101 arc: N3_V06N0203 H06E0203 arc: S1_V02S0001 E1_H02W0001 arc: S1_V02S0201 V01N0001 arc: S1_V02S0301 E1_H01W0100 arc: S1_V02S0501 V01N0101 arc: S1_V02S0601 N3_V06S0303 arc: S3_V06S0103 W3_H06E0103 arc: S3_V06S0303 W3_H06E0303 arc: V00B0000 H02W0401 arc: V00B0100 E1_H02W0701 arc: V00T0000 H02W0201 arc: V01S0000 N3_V06S0103 arc: W1_H02W0001 W3_H06E0003 arc: W1_H02W0201 E1_H01W0000 arc: W1_H02W0601 V02S0601 arc: W1_H02W0701 N3_V06S0203 arc: W3_H06W0003 E3_H06W0303 arc: A0 H02W0501 arc: A5 V02N0101 arc: A6 H02W0501 arc: B0 V02N0301 arc: B1 V01N0001 arc: B2 V02S0301 arc: B3 H00R0000 arc: B5 F1 arc: B6 V00B0000 arc: C0 H00L0100 arc: C1 S1_V02N0401 arc: C2 V02S0401 arc: C3 H00L0000 arc: C5 H02E0601 arc: C6 V00T0100 arc: C7 H02E0601 arc: CE0 H02W0101 arc: CLK0 G_HPBX0000 arc: D0 V01S0100 arc: D1 V02N0001 arc: D2 V00B0100 arc: D3 W1_H02E0001 arc: D5 E1_H01W0100 arc: D6 H00R0100 arc: D7 E1_H01W0100 arc: E1_H01E0001 F1 arc: E1_H01E0101 F6 arc: E1_H02E0201 F2 arc: E1_H02E0501 F7 arc: E3_H06E0103 F2 arc: E3_H06E0203 F7 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 F2 arc: H00L0100 F1 arc: H00R0100 F7 arc: H01W0000 F4 arc: H01W0100 Q0 arc: LSR1 V00T0000 arc: M4 E1_H02W0401 arc: MUXCLK0 CLK0 arc: MUXLSR0 LSR1 arc: N1_V01N0001 F7 arc: N1_V01N0101 F1 arc: N1_V02N0101 F1 arc: N1_V02N0701 F7 arc: S1_V02S0101 F3 arc: S1_V02S0401 F4 arc: S1_V02S0701 F7 arc: S3_V06S0003 F3 arc: S3_V06S0203 F7 arc: V00T0100 F1 arc: V01S0100 F7 arc: W1_H02W0501 F7 arc: W3_H06W0203 F7 word: SLICEA.K0.INIT 0000000000000100 word: SLICEA.K1.INIT 1100110000001100 word: SLICED.K0.INIT 0011001100110111 word: SLICED.K1.INIT 1111000011111111 word: SLICEB.K0.INIT 0000001100000000 word: SLICEB.K1.INIT 0000110000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000001000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 .tile R51C27:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: E1_H02E0001 W1_H02E0501 arc: E1_H02E0101 N1_V02S0101 arc: E1_H02E0301 N3_V06S0003 arc: E1_H02E0401 E1_H01W0000 arc: E1_H02E0601 H01E0001 arc: E1_H02E0701 N3_V06S0203 arc: E3_H06E0203 W3_H06E0103 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 S1_V02N0001 arc: N1_V02N0201 N1_V01S0000 arc: N1_V02N0301 H06E0003 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0501 W3_H06E0303 arc: N1_V02N0701 N3_V06S0203 arc: N3_V06N0203 W3_H06E0203 arc: N3_V06N0303 S1_V02N0601 arc: S1_V02S0601 W1_H02E0601 arc: S3_V06S0003 N1_V02S0001 arc: S3_V06S0103 W3_H06E0103 arc: S3_V06S0203 H06E0203 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 E1_H02W0601 arc: V00B0100 H02W0501 arc: V00T0000 V02S0401 arc: W1_H02W0001 V02S0001 arc: W1_H02W0101 H01E0101 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0401 E1_H02W0401 arc: W1_H02W0601 E1_H01W0000 arc: A2 V02N0701 arc: A7 H00L0000 arc: B2 V02N0101 arc: B7 V00B0100 arc: C2 H02E0401 arc: C3 S1_V02N0401 arc: C5 H02W0401 arc: C7 N1_V02S0201 arc: CE0 V02N0201 arc: CE1 E1_H02W0101 arc: CLK0 G_HPBX0000 arc: D2 V00T0100 arc: D3 E1_H02W0001 arc: D5 V02N0401 arc: D7 W1_H02E0001 arc: E1_H02E0501 F5 arc: E3_H06E0003 Q0 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H00L0000 Q2 arc: H01W0000 Q0 arc: H01W0100 F6 arc: M0 V00T0000 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: N1_V01N0001 Q2 arc: N3_V06N0003 F3 arc: V00T0100 F3 arc: V01S0000 F3 arc: W1_H02W0501 F5 arc: W3_H06W0003 F3 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000011110000 word: SLICEB.K0.INIT 0000000100000000 word: SLICEB.K1.INIT 1111000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 .tile R51C28:PLC2 arc: E1_H02E0101 V02N0101 arc: E1_H02E0501 W1_H02E0501 arc: E1_H02E0601 E1_H01W0000 arc: H00L0000 W1_H02E0201 arc: H00R0100 W1_H02E0501 arc: N1_V02N0101 W3_H06E0103 arc: N1_V02N0201 H06E0103 arc: N1_V02N0601 N1_V01S0000 arc: N1_V02N0701 S1_V02N0601 arc: N3_V06N0003 S1_V02N0001 arc: S1_V02S0401 N1_V02S0401 arc: S1_V02S0501 W1_H02E0501 arc: S1_V02S0601 H02E0601 arc: S1_V02S0701 N1_V02S0701 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N1_V02S0201 arc: S3_V06S0203 H01E0001 arc: V00B0000 S1_V02N0201 arc: V00B0100 W1_H02E0501 arc: V00T0100 H02E0101 arc: W1_H02W0701 N1_V01S0100 arc: A1 H02E0501 arc: A3 V02S0501 arc: A6 H02E0501 arc: A7 H00R0000 arc: B1 H01W0100 arc: B3 V02S0301 arc: B4 V01S0000 arc: B5 V02S0701 arc: B6 V00T0000 arc: B7 V02N0701 arc: C0 H00L0000 arc: C1 H02E0601 arc: C3 H00L0000 arc: C4 E1_H01E0101 arc: C5 H02E0401 arc: C6 H02E0601 arc: C7 E1_H02W0401 arc: CE2 E1_H02W0101 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: D0 H02E0001 arc: D1 V00B0100 arc: D3 N1_V02S0001 arc: D4 W1_H02E0001 arc: D5 H00R0100 arc: D6 H00R0100 arc: D7 S1_V02N0401 arc: E1_H01E0001 F0 arc: E1_H01E0101 Q6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 F1 arc: H00R0000 Q6 arc: H01W0000 F0 arc: H01W0100 F0 arc: LSR0 V00B0000 arc: LSR1 V00B0000 arc: M2 V00T0100 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR2 LSR1 arc: MUXLSR3 LSR0 arc: N1_V01N0001 F4 arc: N1_V01N0101 F7 arc: N1_V02N0001 F0 arc: N1_V02N0501 F7 arc: N3_V06N0303 Q5 arc: V00T0000 F2 arc: V01S0000 Q5 arc: V01S0100 F2 arc: W1_H02W0001 F0 arc: W1_H02W0401 Q6 arc: W1_H02W0501 Q5 arc: W3_H06W0003 F0 arc: W3_H06W0303 Q5 word: SLICEC.K0.INIT 0000000000000011 word: SLICEC.K1.INIT 0000000000110000 word: SLICEA.K0.INIT 0000111100000000 word: SLICEA.K1.INIT 0011001100110111 word: SLICED.K0.INIT 0000000000000100 word: SLICED.K1.INIT 1111111000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000100000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 .tile R51C29:PLC2 arc: E1_H02E0301 N3_V06S0003 arc: E1_H02E0401 V02S0401 arc: E1_H02E0601 W3_H06E0303 arc: H00R0100 H02E0501 arc: N1_V02N0201 W3_H06E0103 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0401 W3_H06E0203 arc: N1_V02N0601 S1_V02N0601 arc: N3_V06N0003 S1_V02N0301 arc: N3_V06N0203 W3_H06E0203 arc: S1_V02S0301 W1_H02E0301 arc: S1_V02S0401 N3_V06S0203 arc: S1_V02S0701 H06E0203 arc: S3_V06S0203 H06E0203 arc: V00B0000 N1_V02S0001 arc: V00B0100 W1_H02E0701 arc: W1_H02W0001 V02N0001 arc: W1_H02W0101 W3_H06E0103 arc: W1_H02W0401 W3_H06E0203 arc: W1_H02W0601 V02S0601 arc: C5 H01E0001 arc: CE0 H02E0101 arc: CE1 H02E0101 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: D5 E1_H02W0001 arc: E1_H01E0101 F5 arc: F5 F5_SLICE arc: H01W0000 Q0 arc: M0 V00B0000 arc: M2 V00B0100 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N3_V06N0303 Q6 arc: S3_V06S0303 Q6 arc: V00T0000 Q2 arc: W3_H06W0303 Q6 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000111111111111 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 .tile R51C2:PLC2 arc: H00R0000 H02E0401 arc: H00R0100 V02S0501 arc: N1_V02N0401 H02E0401 arc: N3_V06N0203 S3_V06N0103 arc: V00B0100 V02S0101 arc: V00T0000 H02W0201 arc: V00T0100 N1_V02S0501 arc: A4 N1_V01N0101 arc: B1 V00B0000 arc: B4 V01S0000 arc: B5 H00L0000 arc: C1 N1_V02S0601 arc: C4 V00B0100 arc: C5 H02E0401 arc: CE0 E1_H02W0101 arc: CE1 H02E0101 arc: CE2 E1_H02W0101 arc: CE3 H02E0101 arc: CLK0 G_HPBX0000 arc: D1 H00R0000 arc: D4 H00R0100 arc: D5 H02W0201 arc: E3_H06E0203 F4 arc: F1 F1_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: H00L0000 Q2 arc: M2 V00T0000 arc: M6 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q5 arc: V00B0000 Q6 arc: V01S0000 Q1 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1100110011110000 word: SLICEC.K0.INIT 0000000000000100 word: SLICEC.K1.INIT 1100111111000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 .tile R51C30:PLC2 arc: E1_H02E0301 V06S0003 arc: H00L0000 N1_V02S0201 arc: H00L0100 V02N0301 arc: H00R0000 E1_H02W0401 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 E1_H01W0100 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0601 H02E0601 arc: N3_V06N0303 E1_H01W0100 arc: S1_V02S0101 N3_V06S0103 arc: S3_V06S0003 H06E0003 arc: S3_V06S0203 H06E0203 arc: V00B0000 V02N0001 arc: V00T0000 V02N0601 arc: W1_H02W0101 H01E0101 arc: W1_H02W0401 E1_H01W0000 arc: CE0 N1_V02S0201 arc: CE1 H00R0000 arc: CE2 H00L0000 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: E1_H02E0001 Q0 arc: M0 V00T0000 arc: M2 W1_H02E0601 arc: M4 V00B0000 arc: M6 H02E0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q4 arc: N3_V06N0003 Q0 arc: N3_V06N0103 Q2 arc: N3_V06N0203 Q4 arc: S1_V02S0601 Q4 arc: V01S0000 Q6 arc: V01S0100 Q2 arc: W3_H06W0003 Q0 arc: W3_H06W0103 Q2 arc: W3_H06W0203 Q4 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R51C31:PLC2 arc: H00L0000 V02N0201 arc: H01W0000 W3_H06E0103 arc: N1_V02N0001 H02E0001 arc: N1_V02N0301 H02W0301 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0701 E1_H01W0100 arc: S1_V02S0201 V01N0001 arc: S1_V02S0301 W1_H02E0301 arc: S1_V02S0601 V01N0001 arc: S3_V06S0203 N3_V06S0203 arc: V00T0000 H02E0001 arc: V00T0100 H02E0301 arc: W1_H02W0001 W3_H06E0003 arc: CE0 V02N0201 arc: CE1 V02N0201 arc: CE2 H02W0101 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: H01W0100 Q4 arc: M0 V00T0000 arc: M2 V00B0000 arc: M4 V00T0000 arc: M6 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N3_V06N0203 Q4 arc: S1_V02S0001 Q0 arc: S1_V02S0401 Q6 arc: V00B0000 Q4 arc: V01S0100 Q2 arc: W3_H06W0203 Q4 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R51C32:PLC2 arc: H00L0100 N1_V02S0101 arc: N1_V02N0201 W3_H06E0103 arc: N1_V02N0301 N1_V01S0100 arc: N3_V06N0103 W3_H06E0103 arc: S1_V02S0101 N1_V02S0001 arc: S1_V02S0401 N3_V06S0203 arc: V00B0000 V02N0001 arc: W1_H02W0101 N1_V02S0101 arc: W1_H02W0301 V06N0003 arc: W1_H02W0401 W3_H06E0203 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: H01W0100 Q6 arc: M6 V00B0000 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q6 arc: S3_V06S0303 Q6 arc: W3_H06W0303 Q6 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R51C33:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: N3_V06N0003 W3_H06E0003 .tile R51C34:PLC2 arc: S3_V06S0003 H01E0001 .tile R51C3:PLC2 arc: E1_H02E0501 N3_V06S0303 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0301 N3_V06S0003 arc: S1_V02S0301 V01N0101 arc: S1_V02S0401 N3_V06S0203 arc: S1_V02S0601 E1_H02W0601 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0303 N3_V06S0203 arc: W1_H02W0201 N1_V01S0000 .tile R51C4:PLC2 arc: E1_H02E0101 N3_V06S0103 arc: E1_H02E0201 E3_H06W0103 arc: E1_H02E0301 S1_V02N0301 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 E1_H01W0100 arc: N1_V02N0601 E1_H01W0000 arc: N3_V06N0103 E1_H01W0100 arc: S1_V02S0401 V01N0001 arc: W1_H02W0101 V01N0101 .tile R51C5:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0301 V02N0301 arc: E1_H02E0401 V06S0203 arc: E1_H02E0601 V02S0601 arc: E1_H02E0701 N3_V06S0203 arc: H00L0000 V02S0201 arc: H00L0100 S1_V02N0101 arc: H00R0100 H02W0701 arc: N1_V02N0001 E3_H06W0003 arc: N1_V02N0301 E3_H06W0003 arc: N1_V02N0401 N3_V06S0203 arc: N1_V02N0701 E3_H06W0203 arc: N3_V06N0003 E3_H06W0003 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0301 V01N0101 arc: S1_V02S0501 W1_H02E0501 arc: V00B0100 V02S0301 arc: V00T0100 H02E0301 arc: W1_H02W0601 E3_H06W0303 arc: A2 H00L0100 arc: A4 N1_V01N0101 arc: A5 E1_H02W0501 arc: B2 H00R0100 arc: B3 H01W0100 arc: B4 H02E0101 arc: B5 V02N0701 arc: C2 N1_V01S0100 arc: C3 H00L0000 arc: C4 V00B0100 arc: C5 V00T0100 arc: CLK0 G_HPBX0000 arc: D2 E1_H02W0201 arc: D3 V01S0100 arc: D4 V02S0401 arc: D5 H02W0201 arc: E3_H06E0203 F4 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: H01W0000 F4 arc: H01W0100 Q2 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0101 Q5 arc: N1_V02N0101 F3 arc: N1_V02N0501 Q5 arc: V01S0000 F4 arc: V01S0100 F4 word: SLICEC.K0.INIT 1111111110000000 word: SLICEC.K1.INIT 1111100010001000 word: SLICEB.K0.INIT 1110101011000000 word: SLICEB.K1.INIT 1100000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A1MUX 1 .tile R51C6:PLC2 arc: E1_H01E0101 E3_H06W0203 arc: E1_H02E0001 E3_H06W0003 arc: E1_H02E0101 V06S0103 arc: E1_H02E0201 V02S0201 arc: E1_H02E0301 W1_H02E0201 arc: E1_H02E0601 S1_V02N0601 arc: E1_H02E0701 V06S0203 arc: E3_H06E0003 V06S0003 arc: H00L0000 H02W0001 arc: H00R0000 H02W0401 arc: N1_V02N0001 E1_H01W0000 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0301 H02W0301 arc: N1_V02N0401 E3_H06W0203 arc: N1_V02N0501 E3_H06W0303 arc: N1_V02N0601 H02W0601 arc: N1_V02N0701 S1_V02N0601 arc: N3_V06N0003 S1_V02N0301 arc: N3_V06N0303 S1_V02N0501 arc: S1_V02S0201 H01E0001 arc: S1_V02S0401 V01N0001 arc: S1_V02S0501 E1_H02W0501 arc: V00B0000 E1_H02W0401 arc: V00T0100 V02N0701 arc: V01S0100 N3_V06S0303 arc: W1_H02W0201 E1_H02W0701 arc: W1_H02W0701 V06N0203 arc: A1 H02E0701 arc: A4 V02N0101 arc: A6 V02S0301 arc: B1 V02S0101 arc: B3 E1_H02W0301 arc: B4 F3 arc: B6 H02E0301 arc: B7 V00B0000 arc: C0 H02E0401 arc: C1 H02E0401 arc: C2 H00L0000 arc: C3 H02E0601 arc: C4 E1_H02W0601 arc: C6 V01N0101 arc: C7 V00T0100 arc: CE2 E1_H02W0101 arc: CE3 H02W0101 arc: CLK0 G_HPBX0000 arc: D0 H00R0000 arc: D1 H00R0000 arc: D2 V02S0001 arc: D3 S1_V02N0201 arc: D4 E1_H02W0201 arc: D6 V02N0401 arc: D7 H01W0000 arc: E1_H01E0001 F0 arc: E1_H02E0401 Q4 arc: F0 F5A_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F6 arc: M0 V00B0100 arc: M4 V00T0000 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F7 arc: N1_V01N0101 Q4 arc: N3_V06N0203 F7 arc: V00B0100 Q7 arc: V00T0000 F2 arc: V01S0000 F4 word: SLICED.K0.INIT 0110010011111101 word: SLICED.K1.INIT 0000110000111111 word: SLICEB.K0.INIT 0000000011110000 word: SLICEB.K1.INIT 0000000011111100 word: SLICEA.K0.INIT 1111000011111111 word: SLICEA.K1.INIT 1110000000000000 word: SLICEC.K0.INIT 1100111101001111 word: SLICEC.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R51C7:PLC2 arc: E1_H02E0001 E3_H06W0003 arc: E1_H02E0201 E3_H06W0103 arc: E1_H02E0501 V02S0501 arc: E1_H02E0601 V02N0601 arc: E1_H02E0701 W1_H02E0701 arc: H00L0100 V02N0301 arc: H00R0000 V02S0601 arc: N1_V02N0101 H02E0101 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 H01E0101 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0601 E3_H06W0303 arc: N1_V02N0701 E1_H02W0701 arc: N3_V06N0303 E3_H06W0303 arc: S1_V02S0101 V01N0101 arc: S1_V02S0701 H02W0701 arc: S3_V06S0303 H06W0303 arc: V00B0100 S1_V02N0301 arc: W1_H02W0001 E1_H01W0000 arc: W1_H02W0101 H01E0101 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0301 E1_H02W0301 arc: W1_H02W0401 N1_V02S0401 arc: W1_H02W0501 V01N0101 arc: W1_H02W0601 E3_H06W0303 arc: B3 H02E0301 arc: B4 V02S0701 arc: B5 V01S0000 arc: C3 H00L0100 arc: C4 H01E0001 arc: C5 H02E0601 arc: CLK0 G_HPBX0000 arc: D3 H00R0000 arc: D4 H00L0100 arc: D5 H02E0001 arc: E1_H01E0001 F5 arc: E1_H02E0301 Q3 arc: E3_H06E0203 Q4 arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: H01W0000 F3 arc: LSR1 V00B0100 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXLSR1 LSR1 arc: MUXLSR2 LSR1 arc: N1_V01N0001 F3 arc: V01S0000 F4 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1100000011001111 word: SLICEC.K0.INIT 1100110000001111 word: SLICEC.K1.INIT 0000000000111111 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 .tile R51C8:PLC2 arc: E1_H02E0001 V06S0003 arc: E1_H02E0101 V06N0103 arc: E1_H02E0201 S1_V02N0201 arc: E1_H02E0301 V06S0003 arc: E1_H02E0501 W1_H02E0401 arc: E1_H02E0601 V02S0601 arc: E1_H02E0701 S1_V02N0701 arc: E3_H06E0203 W3_H06E0203 arc: E3_H06E0303 V06S0303 arc: H00L0100 S1_V02N0301 arc: H00R0100 W1_H02E0701 arc: H01W0000 E3_H06W0103 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0001 E1_H01W0000 arc: N1_V02N0101 E1_H01W0100 arc: N1_V02N0201 H02E0201 arc: N1_V02N0301 H06W0003 arc: N1_V02N0401 E1_H01W0000 arc: N1_V02N0701 E3_H06W0203 arc: N3_V06N0003 E3_H06W0003 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0001 E1_H02W0001 arc: S1_V02S0201 V01N0001 arc: S1_V02S0501 H02E0501 arc: S1_V02S0601 H02W0601 arc: V00B0000 N1_V02S0201 arc: V00B0100 H02W0501 arc: V00T0100 W1_H02E0101 arc: V01S0000 S3_V06N0103 arc: W1_H02W0101 E1_H02W0101 arc: W1_H02W0201 E1_H02W0201 arc: W1_H02W0301 V02N0301 arc: W1_H02W0401 E1_H02W0401 arc: W1_H02W0501 V06S0303 arc: W1_H02W0601 H01E0001 arc: W1_H02W0701 V01N0101 arc: A1 H02E0701 arc: A3 V00T0000 arc: A7 V00T0100 arc: B1 V02S0101 arc: B3 N1_V02S0301 arc: B7 V00B0000 arc: C0 H00R0100 arc: C1 H00R0100 arc: C2 S1_V02N0601 arc: C3 H00L0100 arc: C7 V02S0201 arc: CE1 E1_H02W0101 arc: CLK0 G_HPBX0000 arc: D0 V00B0100 arc: D1 V00B0100 arc: D2 V02S0001 arc: D3 W1_H02E0201 arc: D7 V02S0401 arc: E1_H01E0001 F7 arc: E3_H06E0003 F0 arc: E3_H06E0103 Q2 arc: F0 F5A_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F7 F7_SLICE arc: M0 H02E0601 arc: MUXCLK1 CLK0 arc: N3_V06N0103 Q2 arc: S3_V06S0003 F3 arc: V00T0000 Q2 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000001 word: SLICEB.K0.INIT 1111000000000000 word: SLICEB.K1.INIT 1000010000100001 word: SLICEA.K0.INIT 1111000011111111 word: SLICEA.K1.INIT 1110000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 .tile R51C9:PLC2 arc: E1_H02E0101 N1_V02S0101 arc: E1_H02E0201 S3_V06N0103 arc: E1_H02E0301 V02N0301 arc: E1_H02E0501 S3_V06N0303 arc: E3_H06E0303 N3_V06S0303 arc: H00L0000 H02E0201 arc: H01W0100 E3_H06W0303 arc: N1_V02N0001 W1_H02E0001 arc: N1_V02N0101 H02W0101 arc: N1_V02N0201 H06W0103 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0601 E3_H06W0303 arc: N1_V02N0701 E1_H02W0701 arc: N3_V06N0003 E3_H06W0003 arc: N3_V06N0103 E3_H06W0103 arc: N3_V06N0203 E3_H06W0203 arc: N3_V06N0303 E1_H01W0100 arc: S1_V02S0101 N1_V02S0101 arc: S1_V02S0401 V01N0001 arc: S3_V06S0103 N3_V06S0103 arc: V00B0000 V02N0001 arc: V00B0100 H02W0501 arc: V00T0000 V02S0601 arc: V00T0100 V02N0501 arc: W1_H02W0301 V01N0101 arc: W1_H02W0401 V02N0401 arc: W1_H02W0501 N1_V02S0501 arc: W1_H02W0601 S1_V02N0601 arc: W1_H02W0701 E1_H01W0100 arc: A1 V02S0701 arc: A4 S1_V02N0101 arc: A5 F7 arc: A7 H02E0501 arc: B1 S1_V02N0301 arc: B2 W1_H02E0301 arc: B4 H00L0000 arc: B5 F1 arc: B7 V00B0000 arc: C1 H02E0601 arc: C2 E1_H02W0601 arc: C4 H01E0001 arc: C5 V00T0000 arc: C7 V02S0001 arc: CLK0 G_HPBX0000 arc: D1 V00B0100 arc: D2 V00T0100 arc: D3 E1_H02W0201 arc: D4 H00R0100 arc: D5 V02N0601 arc: D7 H02E0001 arc: E1_H01E0101 F2 arc: E1_H02E0401 F4 arc: E3_H06E0103 F2 arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H00R0100 F5 arc: H01W0000 Q2 arc: M2 H02W0601 arc: MUXCLK1 CLK0 arc: N1_V01N0101 F2 arc: V01S0000 F2 arc: W1_H02W0201 F2 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000001 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000001 word: SLICEC.K0.INIT 0001000000000000 word: SLICEC.K1.INIT 1000000000000000 word: SLICEB.K0.INIT 0000111111001100 word: SLICEB.K1.INIT 0000000011111111 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 .tile R52C10:PLC2 arc: E1_H02E0001 N1_V02S0001 arc: E1_H02E0201 S3_V06N0103 arc: E1_H02E0301 V02S0301 arc: E1_H02E0401 V01N0001 arc: E1_H02E0501 V01N0101 arc: E1_H02E0601 E1_H01W0000 arc: H00L0000 E1_H02W0001 arc: H00L0100 H02W0101 arc: H00R0000 W1_H02E0401 arc: H00R0100 H02W0701 arc: N1_V02N0001 H02W0001 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0401 H02E0401 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0601 E3_H06W0303 arc: N1_V02N0701 E3_H06W0203 arc: N3_V06N0003 E3_H06W0003 arc: N3_V06N0203 S1_V02N0701 arc: N3_V06N0303 E3_H06W0303 arc: S1_V02S0001 H06W0003 arc: S1_V02S0101 H02E0101 arc: S1_V02S0201 H06W0103 arc: S1_V02S0301 N3_V06S0003 arc: S1_V02S0401 H02E0401 arc: S1_V02S0501 H02W0501 arc: S1_V02S0601 N3_V06S0303 arc: S1_V02S0701 E1_H02W0701 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 H02W0401 arc: V00B0100 V02N0301 arc: V00T0100 H02W0301 arc: V01S0000 N3_V06S0103 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0201 V02N0201 arc: W1_H02W0301 E1_H02W0301 arc: W1_H02W0401 S3_V06N0203 arc: W1_H02W0501 E3_H06W0303 arc: W1_H02W0601 H01E0001 arc: W3_H06W0103 E3_H06W0003 arc: W3_H06W0203 E3_H06W0103 arc: W3_H06W0303 E1_H01W0100 arc: B1 H02E0301 arc: B3 H01W0100 arc: C1 H00L0100 arc: C3 H00L0000 arc: CE0 H00R0000 arc: CE1 H00R0100 arc: CE3 E1_H02W0101 arc: CLK0 G_HPBX0000 arc: D1 H02W0201 arc: D2 V00B0100 arc: D3 V01S0100 arc: E1_H01E0101 Q2 arc: E3_H06E0103 Q2 arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: H01W0000 Q2 arc: H01W0100 Q1 arc: M2 V00B0000 arc: M6 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q6 arc: V01S0100 F1 arc: W1_H02W0001 Q2 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111110000110000 word: SLICEB.K0.INIT 1111111100000000 word: SLICEB.K1.INIT 1100111111000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.A1MUX 1 .tile R52C11:PLC2 arc: E1_H02E0101 V01N0101 arc: E1_H02E0201 W1_H02E0701 arc: E1_H02E0301 E1_H01W0100 arc: E1_H02E0401 V01N0001 arc: E1_H02E0501 S1_V02N0501 arc: E3_H06E0203 V01N0001 arc: E3_H06E0303 S3_V06N0303 arc: H00L0100 S1_V02N0301 arc: H00R0000 H02W0601 arc: H00R0100 W1_H02E0701 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0001 H02E0001 arc: N1_V02N0101 E3_H06W0103 arc: N1_V02N0201 E3_H06W0103 arc: N1_V02N0401 W1_H02E0401 arc: N1_V02N0501 H02W0501 arc: N1_V02N0601 H06W0303 arc: N1_V02N0701 H01E0101 arc: N3_V06N0003 S1_V02N0301 arc: N3_V06N0103 S1_V02N0201 arc: N3_V06N0203 E3_H06W0203 arc: N3_V06N0303 S1_V02N0601 arc: S1_V02S0001 N1_V01S0000 arc: S1_V02S0101 N1_V02S0101 arc: S1_V02S0201 N3_V06S0103 arc: S1_V02S0301 E1_H01W0100 arc: S1_V02S0401 N3_V06S0203 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N1_V02S0401 arc: S3_V06S0303 N1_V02S0501 arc: V00B0000 H02W0401 arc: V00B0100 N1_V02S0301 arc: V00T0000 E1_H02W0001 arc: V00T0100 V02S0501 arc: W1_H02W0001 N3_V06S0003 arc: W1_H02W0101 N3_V06S0103 arc: W1_H02W0201 S3_V06N0103 arc: W1_H02W0301 N1_V02S0301 arc: W1_H02W0401 V02N0401 arc: W1_H02W0501 N3_V06S0303 arc: W1_H02W0701 S1_V02N0701 arc: W3_H06W0203 E1_H02W0401 arc: A3 V00T0000 arc: A5 V02N0301 arc: A7 V00T0100 arc: B0 H02E0301 arc: B2 V02N0101 arc: B3 E1_H01W0100 arc: B5 S1_V02N0501 arc: B7 V02S0701 arc: C0 H00L0100 arc: C1 H02E0601 arc: C2 H02E0401 arc: C3 N1_V01N0001 arc: C5 W1_H02E0401 arc: C7 W1_H02E0601 arc: CE0 H00R0000 arc: CE1 V02S0201 arc: CLK0 G_HPBX0000 arc: D0 V00B0100 arc: D1 N1_V02S0201 arc: D2 V01S0100 arc: D3 V02S0001 arc: D5 V00B0000 arc: D7 H00R0100 arc: E1_H01E0001 F7 arc: E3_H06E0003 Q0 arc: E3_H06E0103 F2 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H01W0000 Q0 arc: H01W0100 Q2 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: N1_V01N0001 F5 arc: N1_V02N0301 F1 arc: V01S0100 F3 arc: W3_H06W0003 Q0 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1001011101000011 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1001001001110101 word: SLICEA.K0.INIT 1100111111000000 word: SLICEA.K1.INIT 1111000000000000 word: SLICEB.K0.INIT 0000110000111111 word: SLICEB.K1.INIT 0110001011111011 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 .tile R52C12:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0001 E3_H06W0003 arc: E1_H02E0101 E3_H06W0103 arc: E1_H02E0401 H01E0001 arc: E1_H02E0501 W3_H06E0303 arc: E1_H02E0601 W3_H06E0303 arc: E1_H02E0701 N3_V06S0203 arc: E3_H06E0203 W3_H06E0103 arc: H00L0100 N1_V02S0301 arc: H00R0000 H02W0601 arc: H00R0100 H02E0501 arc: H01W0100 W3_H06E0303 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0201 W1_H02E0201 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0501 W1_H02E0501 arc: N1_V02N0601 S1_V02N0601 arc: N1_V02N0701 H02W0701 arc: N3_V06N0003 H06E0003 arc: N3_V06N0103 S1_V02N0201 arc: N3_V06N0303 E3_H06W0303 arc: S1_V02S0101 N1_V02S0101 arc: S1_V02S0501 V01N0101 arc: S1_V02S0601 N3_V06S0303 arc: S1_V02S0701 N3_V06S0203 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 E1_H02W0601 arc: V00T0000 N1_V02S0401 arc: V00T0100 V02S0701 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0101 V02N0101 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0401 V06S0203 arc: W1_H02W0501 E3_H06W0303 arc: W1_H02W0601 S1_V02N0601 arc: W1_H02W0701 E1_H02W0701 arc: W3_H06W0103 V01N0101 arc: W3_H06W0203 V06N0203 arc: W3_H06W0303 E3_H06W0303 arc: A1 H00R0000 arc: A5 V00B0000 arc: A7 V02S0301 arc: B1 H00R0100 arc: B3 H02E0101 arc: B4 V01S0000 arc: B5 H02E0301 arc: B7 S1_V02N0501 arc: C1 H00L0100 arc: C3 N1_V02S0401 arc: C4 S1_V02N0201 arc: C5 E1_H01E0101 arc: C7 V00T0000 arc: CE1 H02W0101 arc: CE2 S1_V02N0601 arc: CLK0 G_HPBX0000 arc: D1 V00T0100 arc: D3 N1_V02S0201 arc: D4 H01W0000 arc: D5 H01W0000 arc: D7 H02E0201 arc: E1_H01E0101 F7 arc: E1_H02E0301 F1 arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H01W0000 F3 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0001 F5 arc: S1_V02S0401 Q4 arc: V01S0000 Q3 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1111001111000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1001011100100101 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1001011100100101 word: SLICEC.K0.INIT 1100111111000000 word: SLICEC.K1.INIT 0110001011111011 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 .tile R52C13:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0001 E3_H06W0003 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0201 H01E0001 arc: E1_H02E0301 E3_H06W0003 arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0501 W1_H02E0401 arc: E1_H02E0701 E3_H06W0203 arc: E3_H06E0103 N1_V01S0100 arc: E3_H06E0303 V06S0303 arc: H00L0000 N1_V02S0201 arc: H00L0100 H02W0101 arc: H00R0000 N1_V02S0601 arc: H00R0100 S1_V02N0701 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0001 H06W0003 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0701 N1_V01S0100 arc: N3_V06N0003 E3_H06W0003 arc: S1_V02S0001 E3_H06W0003 arc: S1_V02S0101 H06E0103 arc: S1_V02S0201 N3_V06S0103 arc: S1_V02S0301 E1_H02W0301 arc: S1_V02S0401 S3_V06N0203 arc: S1_V02S0501 V01N0101 arc: S1_V02S0601 V01N0001 arc: S1_V02S0701 E1_H02W0701 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N3_V06S0203 arc: V00B0000 W1_H02E0401 arc: V00B0100 H02E0701 arc: V00T0000 H02W0201 arc: V00T0100 H02E0101 arc: W1_H02W0001 E3_H06W0003 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0401 V06S0203 arc: W1_H02W0601 V02S0601 arc: W1_H02W0701 E1_H01W0100 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0103 S3_V06N0103 arc: W3_H06W0203 E3_H06W0203 arc: W3_H06W0303 E3_H06W0303 arc: A5 V00T0100 arc: B1 V00B0000 arc: B2 V02N0301 arc: B4 V02S0701 arc: B5 W1_H02E0301 arc: B6 V02N0701 arc: C1 E1_H02W0401 arc: C2 H00L0000 arc: C4 V02N0201 arc: C5 H02E0401 arc: C6 S1_V02N0201 arc: C7 E1_H01E0101 arc: CE0 H00R0100 arc: CE1 H00R0100 arc: CE2 S1_V02N0601 arc: CE3 S1_V02N0601 arc: CLK0 G_HPBX0000 arc: D1 H00R0000 arc: D2 V00B0100 arc: D3 V02S0201 arc: D4 H01W0000 arc: D5 H01W0000 arc: D6 F2 arc: D7 H00L0100 arc: E1_H01E0101 Q6 arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F1 arc: M2 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q1 arc: N3_V06N0203 F7 arc: N3_V06N0303 F5 arc: S3_V06S0303 Q6 arc: V01S0000 Q4 arc: V01S0100 Q2 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111001111000000 word: SLICEC.K0.INIT 1100111111000000 word: SLICEC.K1.INIT 0110001011111011 word: SLICED.K0.INIT 1100111111000000 word: SLICED.K1.INIT 1111000000000000 word: SLICEB.K0.INIT 1100110011110000 word: SLICEB.K1.INIT 1111111100000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 .tile R52C14:PLC2 arc: E1_H02E0001 W1_H02E0001 arc: E1_H02E0201 W1_H02E0701 arc: E1_H02E0601 V02N0601 arc: E3_H06E0003 N3_V06S0003 arc: E3_H06E0303 W1_H02E0501 arc: H00L0000 S1_V02N0001 arc: H00L0100 N1_V02S0301 arc: H00R0000 W1_H02E0601 arc: H00R0100 H02E0501 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 H02E0301 arc: N1_V02N0401 H02E0401 arc: N1_V02N0501 W1_H02E0501 arc: N1_V02N0601 E1_H02W0601 arc: N1_V02N0701 H06E0203 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 S1_V02N0101 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 S1_V02N0501 arc: S1_V02S0101 V01N0101 arc: S1_V02S0201 N3_V06S0103 arc: S1_V02S0301 H02E0301 arc: S1_V02S0601 N3_V06S0303 arc: S1_V02S0701 H02E0701 arc: S3_V06S0003 H06E0003 arc: S3_V06S0103 N3_V06S0003 arc: V00B0000 W1_H02E0601 arc: V00B0100 S1_V02N0301 arc: V00T0000 H02E0001 arc: V00T0100 W1_H02E0301 arc: W1_H02W0101 N1_V02S0101 arc: W1_H02W0201 V06S0103 arc: W1_H02W0301 V02N0301 arc: W1_H02W0401 V02N0401 arc: W1_H02W0601 H01E0001 arc: W1_H02W0701 N1_V01S0100 arc: W3_H06W0003 E1_H02W0001 arc: W3_H06W0203 E3_H06W0103 arc: W3_H06W0303 E3_H06W0303 arc: A5 V00T0000 arc: A7 E1_H02W0701 arc: B1 H00R0100 arc: B3 H00R0100 arc: B4 V01S0000 arc: B5 H00R0000 arc: B6 V02S0701 arc: B7 V00B0000 arc: C1 H00L0100 arc: C3 H02E0401 arc: C4 V02S0201 arc: C5 V00T0100 arc: C6 V02S0201 arc: C7 N1_V02S0201 arc: CE0 H02E0101 arc: CE1 H02E0101 arc: CE2 H00L0000 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D1 S1_V02N0201 arc: D3 V00B0100 arc: D4 H02W0201 arc: D5 H02W0201 arc: D6 H01W0000 arc: D7 H01W0000 arc: E1_H01E0001 F1 arc: E1_H01E0101 Q4 arc: E1_H02E0501 F5 arc: E3_H06E0203 F7 arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F3 arc: H01W0100 F1 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q3 arc: V01S0000 Q1 arc: V01S0100 Q6 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1111001111000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111001111000000 word: SLICEC.K0.INIT 1100111111000000 word: SLICEC.K1.INIT 0110001011111011 word: SLICED.K0.INIT 1100111111000000 word: SLICED.K1.INIT 0110001011111011 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 .tile R52C15:PLC2 arc: E1_H01E0101 E3_H06W0203 arc: E1_H02E0001 N1_V02S0001 arc: E1_H02E0101 V02S0101 arc: E1_H02E0201 E1_H01W0000 arc: E1_H02E0301 W1_H02E0201 arc: E1_H02E0401 E1_H01W0000 arc: E1_H02E0501 E3_H06W0303 arc: E1_H02E0601 N1_V02S0601 arc: E1_H02E0701 S1_V02N0701 arc: E3_H06E0003 S3_V06N0003 arc: E3_H06E0303 W3_H06E0203 arc: H00L0000 N1_V02S0201 arc: H00L0100 V02S0301 arc: N1_V02N0001 W1_H02E0001 arc: N1_V02N0101 E3_H06W0103 arc: N1_V02N0201 H02E0201 arc: N1_V02N0301 E1_H01W0100 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0501 S1_V02N0501 arc: N1_V02N0601 H02W0601 arc: N1_V02N0701 S1_V02N0701 arc: N3_V06N0003 E3_H06W0003 arc: N3_V06N0103 S1_V02N0101 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 E1_H02W0001 arc: S1_V02S0101 H06W0103 arc: S1_V02S0201 N1_V02S0701 arc: S1_V02S0301 S3_V06N0003 arc: S1_V02S0401 S3_V06N0203 arc: S1_V02S0601 H02W0601 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0303 H01E0101 arc: V00B0000 H02W0401 arc: V00T0000 H02W0001 arc: V00T0100 V02S0501 arc: V01S0000 N3_V06S0103 arc: W1_H02W0201 H01E0001 arc: W1_H02W0301 S3_V06N0003 arc: W1_H02W0401 S1_V02N0401 arc: W1_H02W0701 N3_V06S0203 arc: W3_H06W0103 E3_H06W0103 arc: W3_H06W0303 E3_H06W0303 arc: C6 V00T0000 arc: CE1 H00L0100 arc: CLK0 G_HPBX0000 arc: D0 E1_H02W0201 arc: D1 E1_H02W0201 arc: D2 E1_H02W0201 arc: D3 E1_H02W0201 arc: D4 V00B0000 arc: D5 V00B0000 arc: D6 S1_V02N0601 arc: F0 F5A_SLICE arc: F1 FXA_SLICE arc: F2 F5B_SLICE arc: F3 FXB_SLICE arc: F4 F5C_SLICE arc: F5 FXC_SLICE arc: F6 F5D_SLICE arc: M0 V00T0100 arc: M1 H02E0001 arc: M2 V00T0100 arc: M3 H00L0000 arc: M4 V00T0100 arc: M5 H02E0001 arc: M6 V00T0100 arc: MUXCLK1 CLK0 arc: N1_V01N0001 F3 arc: W3_H06W0003 Q3 word: SLICEA.K0.INIT 1111111100000000 word: SLICEA.K1.INIT 1111111100000000 word: SLICEB.K0.INIT 1111111100000000 word: SLICEB.K1.INIT 1111111100000000 word: SLICED.K0.INIT 1111111100001111 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 1111111100000000 word: SLICEC.K1.INIT 1111111100000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 .tile R52C16:PLC2 arc: E1_H02E0001 N3_V06S0003 arc: E1_H02E0201 W3_H06E0103 arc: E1_H02E0301 V02S0301 arc: E1_H02E0401 E3_H06W0203 arc: E1_H02E0501 W1_H02E0501 arc: E1_H02E0601 N1_V02S0601 arc: E1_H02E0701 V02N0701 arc: E3_H06E0003 V06N0003 arc: E3_H06E0103 S3_V06N0103 arc: E3_H06E0203 W3_H06E0103 arc: H00L0000 V02S0001 arc: H00L0100 V02S0301 arc: N1_V01N0001 N3_V06S0003 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0001 E3_H06W0003 arc: N1_V02N0101 H06W0103 arc: N1_V02N0201 H06W0103 arc: N1_V02N0301 N1_V01S0100 arc: N1_V02N0401 H02W0401 arc: N1_V02N0501 E1_H01W0100 arc: N1_V02N0601 S1_V02N0601 arc: N1_V02N0701 E1_H02W0701 arc: N3_V06N0003 E3_H06W0003 arc: N3_V06N0103 W3_H06E0103 arc: N3_V06N0203 S1_V02N0401 arc: S1_V02S0001 E3_H06W0003 arc: S1_V02S0101 E1_H02W0101 arc: S1_V02S0201 H06E0103 arc: S1_V02S0301 E1_H02W0301 arc: S1_V02S0401 E1_H02W0401 arc: S1_V02S0501 N3_V06S0303 arc: S1_V02S0701 N3_V06S0203 arc: S3_V06S0303 N1_V01S0100 arc: V00B0100 V02S0301 arc: V00T0000 W1_H02E0001 arc: V00T0100 S1_V02N0501 arc: V01S0000 N3_V06S0103 arc: W1_H02W0001 E3_H06W0003 arc: W1_H02W0101 N1_V02S0101 arc: W1_H02W0201 V02S0201 arc: W1_H02W0401 V02S0401 arc: W1_H02W0601 N3_V06S0303 arc: W1_H02W0701 E1_H02W0701 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0103 E3_H06W0103 arc: W3_H06W0303 E1_H02W0601 arc: A3 E1_H01E0001 arc: B0 S1_V02N0101 arc: B1 V02N0101 arc: B3 F1 arc: B4 V00B0100 arc: B6 H01E0101 arc: C0 W1_H02E0601 arc: C1 N1_V02S0401 arc: C3 H00L0100 arc: C4 H02E0401 arc: C5 E1_H01E0101 arc: C6 H02E0601 arc: CE0 H02E0101 arc: CE1 H00L0000 arc: CE2 H00L0000 arc: CLK0 G_HPBX0000 arc: D0 E1_H02W0201 arc: D1 V02N0001 arc: D2 F0 arc: D3 H00R0000 arc: D4 V00B0000 arc: D5 V02S0601 arc: D6 H02E0001 arc: D7 E1_H02W0001 arc: E1_H01E0001 F0 arc: E1_H01E0101 Q4 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H00R0000 F6 arc: H01W0000 F1 arc: H01W0100 Q1 arc: M2 V00T0100 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N3_V06N0303 F5 arc: S3_V06S0103 Q2 arc: V00B0000 F6 arc: W3_H06W0203 Q4 word: SLICEA.K0.INIT 0000000000111111 word: SLICEA.K1.INIT 0000110000111111 word: SLICEC.K0.INIT 1111001111000000 word: SLICEC.K1.INIT 0000111111110000 word: SLICEB.K0.INIT 0000000011111111 word: SLICEB.K1.INIT 1101111111010101 word: SLICED.K0.INIT 1100111100000011 word: SLICED.K1.INIT 1111111100000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 .tile R52C17:PLC2 arc: E1_H02E0001 W1_H02E0501 arc: E1_H02E0101 V02S0101 arc: E1_H02E0201 S1_V02N0201 arc: E1_H02E0301 V06S0003 arc: E1_H02E0401 N1_V01S0000 arc: E1_H02E0501 V02S0501 arc: E1_H02E0601 W1_H02E0301 arc: E1_H02E0701 V02N0701 arc: E3_H06E0003 W3_H06E0303 arc: H00L0000 V02S0001 arc: H00L0100 N1_V02S0101 arc: H00R0100 N1_V02S0701 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0101 W3_H06E0103 arc: N1_V02N0201 E3_H06W0103 arc: N1_V02N0301 H01E0101 arc: N1_V02N0501 H02E0501 arc: N1_V02N0601 E3_H06W0303 arc: N1_V02N0701 W1_H02E0701 arc: N3_V06N0203 S1_V02N0701 arc: S1_V02S0101 E1_H02W0101 arc: S1_V02S0401 E3_H06W0203 arc: S1_V02S0501 N3_V06S0303 arc: S1_V02S0701 N1_V02S0601 arc: S3_V06S0203 E3_H06W0203 arc: S3_V06S0303 N3_V06S0203 arc: V00B0100 N1_V02S0301 arc: V00T0000 S1_V02N0401 arc: V00T0100 H02W0301 arc: V01S0000 S3_V06N0103 arc: W1_H02W0001 N3_V06S0003 arc: W1_H02W0201 W3_H06E0103 arc: W1_H02W0401 E1_H01W0000 arc: W3_H06W0103 E3_H06W0103 arc: W3_H06W0203 E3_H06W0103 arc: B2 H02E0301 arc: B4 V00B0100 arc: B6 N1_V02S0501 arc: C1 H02E0601 arc: C2 H02W0401 arc: C3 N1_V01N0001 arc: C4 V02N0001 arc: C6 E1_H02W0401 arc: CE1 H00L0000 arc: CLK0 G_HPBX0000 arc: D1 W1_H02E0201 arc: D2 V01S0100 arc: D3 V02S0201 arc: D4 H00R0100 arc: D5 H00L0100 arc: D6 V02N0601 arc: D7 E1_H01W0100 arc: E1_H01E0001 F4 arc: E3_H06E0103 Q2 arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F5D_SLICE arc: H01W0100 Q4 arc: M4 V00T0000 arc: M6 V00T0100 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0001 Q2 arc: N1_V01N0101 F4 arc: N1_V02N0401 Q4 arc: N3_V06N0003 F3 arc: N3_V06N0103 F1 arc: S1_V02S0601 F6 arc: V01S0100 F6 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111000000000000 word: SLICED.K0.INIT 1111001100000011 word: SLICED.K1.INIT 1111111100000000 word: SLICEC.K0.INIT 0000000011111100 word: SLICEC.K1.INIT 1111111100000000 word: SLICEB.K0.INIT 1111001111000000 word: SLICEB.K1.INIT 0000111111110000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 .tile R52C18:PLC2 arc: E1_H02E0001 V01N0001 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0201 W1_H02E0201 arc: E1_H02E0301 N3_V06S0003 arc: E1_H02E0401 V02N0401 arc: E1_H02E0701 V06N0203 arc: E3_H06E0203 V06N0203 arc: E3_H06E0303 W3_H06E0203 arc: H00L0000 H02W0201 arc: H00L0100 H02E0301 arc: H00R0100 W1_H02E0701 arc: N1_V02N0001 E3_H06W0003 arc: N1_V02N0101 H06W0103 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 E3_H06W0003 arc: N1_V02N0501 E3_H06W0303 arc: N1_V02N0601 H01E0001 arc: N1_V02N0701 S1_V02N0601 arc: N3_V06N0003 E3_H06W0003 arc: N3_V06N0103 V01N0101 arc: N3_V06N0203 S1_V02N0701 arc: N3_V06N0303 E3_H06W0303 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0101 H06W0103 arc: S1_V02S0301 N1_V01S0100 arc: S1_V02S0401 N1_V02S0401 arc: S1_V02S0601 N1_V02S0301 arc: S1_V02S0701 H02E0701 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 N1_V02S0501 arc: V00B0000 V02S0001 arc: V00B0100 S1_V02N0301 arc: V00T0000 V02N0601 arc: V00T0100 V02N0701 arc: W1_H02W0001 N1_V01S0000 arc: W1_H02W0101 E1_H01W0100 arc: W1_H02W0201 V02S0201 arc: W1_H02W0301 N3_V06S0003 arc: W1_H02W0401 V01N0001 arc: W1_H02W0601 E1_H02W0301 arc: W1_H02W0701 E1_H01W0100 arc: W3_H06W0003 N3_V06S0003 arc: W3_H06W0103 E1_H01W0100 arc: W3_H06W0303 E3_H06W0303 arc: A3 H02W0701 arc: B0 V02S0301 arc: B3 H02E0101 arc: B4 V02S0501 arc: B6 E1_H02W0101 arc: B7 V01S0000 arc: C0 H02W0401 arc: C2 H00L0000 arc: C3 H00L0100 arc: C4 E1_H02W0601 arc: C6 V00T0000 arc: C7 V00B0100 arc: CLK0 G_HPBX0000 arc: D0 H02E0201 arc: D1 H02W0001 arc: D2 S1_V02N0201 arc: D3 S1_V02N0201 arc: D4 V00B0000 arc: D5 H00R0100 arc: D6 F2 arc: D7 N1_V02S0601 arc: E1_H01E0001 Q6 arc: E1_H01E0101 F7 arc: E1_H02E0501 F7 arc: F0 F5A_SLICE arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F0 arc: H01W0100 F6 arc: LSR1 E1_H02W0501 arc: M0 H02E0601 arc: M2 V00T0100 arc: M4 W1_H02E0401 arc: MUXCLK3 CLK0 arc: MUXLSR3 LSR1 arc: N1_V01N0001 F0 arc: N1_V01N0101 F4 arc: V01S0000 F6 word: SLICED.K0.INIT 1100000011001111 word: SLICED.K1.INIT 0000000011001111 word: SLICEC.K0.INIT 0011000000111111 word: SLICEC.K1.INIT 0000000011111111 word: SLICEA.K0.INIT 1111001100000011 word: SLICEA.K1.INIT 1111111100000000 word: SLICEB.K0.INIT 1111111100001111 word: SLICEB.K1.INIT 1010100000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 .tile R52C19:PLC2 arc: E1_H02E0001 W1_H02E0501 arc: E1_H02E0201 N1_V02S0201 arc: E1_H02E0401 V02S0401 arc: E1_H02E0601 W1_H02E0301 arc: E1_H02E0701 S1_V02N0701 arc: E3_H06E0003 H01E0001 arc: E3_H06E0303 W3_H06E0303 arc: H00L0100 V02S0301 arc: H00R0100 H02E0501 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 H02E0301 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0501 H06W0303 arc: N1_V02N0601 S1_V02N0601 arc: N1_V02N0701 H02E0701 arc: N3_V06N0003 H06E0003 arc: N3_V06N0203 H06E0203 arc: S1_V02S0001 N1_V02S0501 arc: S1_V02S0101 E1_H02W0101 arc: S1_V02S0301 H02E0301 arc: S1_V02S0501 V01N0101 arc: S1_V02S0601 N1_V01S0000 arc: S1_V02S0701 N1_V02S0701 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0303 N3_V06S0303 arc: V00T0000 W1_H02E0001 arc: W1_H02W0001 V01N0001 arc: W1_H02W0101 N3_V06S0103 arc: W1_H02W0201 E1_H02W0701 arc: W1_H02W0401 E1_H02W0401 arc: W1_H02W0701 V06S0203 arc: W3_H06W0103 E1_H02W0101 arc: W3_H06W0303 V06N0303 arc: A1 H00L0000 arc: A3 H02W0701 arc: A5 N1_V01N0101 arc: B0 H02E0101 arc: B1 E1_H01W0100 arc: B2 H00R0100 arc: B3 V02N0301 arc: B5 H01E0101 arc: C0 V02N0401 arc: C1 E1_H01W0000 arc: C2 N1_V01N0001 arc: C3 W1_H02E0401 arc: C5 E1_H01E0101 arc: C6 V00T0000 arc: C7 H02W0401 arc: CE0 H00L0100 arc: CE1 H00L0100 arc: CE2 H00L0100 arc: CLK0 G_HPBX0000 arc: D0 H02E0201 arc: D1 V02N0001 arc: D2 V01S0100 arc: D3 H02W0001 arc: D4 V00B0000 arc: D5 H01W0000 arc: D6 S1_V02N0401 arc: D7 H02E0001 arc: E1_H01E0101 F7 arc: E3_H06E0103 Q2 arc: E3_H06E0203 Q4 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q0 arc: H01W0000 F3 arc: H01W0100 Q0 arc: M4 H02E0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0001 F7 arc: N1_V01N0101 F6 arc: N1_V02N0001 Q2 arc: N3_V06N0103 F1 arc: S1_V02S0201 Q0 arc: S3_V06S0203 Q4 arc: V00B0000 F6 arc: V01S0000 F0 arc: V01S0100 F3 arc: W3_H06W0003 Q0 arc: W3_H06W0203 Q4 word: SLICEB.K0.INIT 1111000011111100 word: SLICEB.K1.INIT 0000000100000011 word: SLICEA.K0.INIT 0000001100000000 word: SLICEA.K1.INIT 0110001011111011 word: SLICED.K0.INIT 1111000000000000 word: SLICED.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 1111111100000000 word: SLICEC.K1.INIT 1111101011111110 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 .tile R52C20:PLC2 arc: E1_H02E0201 V02S0201 arc: E1_H02E0301 N1_V01S0100 arc: E1_H02E0601 E1_H01W0000 arc: E1_H02E0701 W3_H06E0203 arc: E3_H06E0103 W3_H06E0003 arc: H01W0100 W3_H06E0303 arc: N1_V02N0001 H02W0001 arc: N1_V02N0101 H06W0103 arc: N1_V02N0201 H06E0103 arc: N1_V02N0301 E1_H01W0100 arc: N1_V02N0401 W1_H02E0401 arc: N1_V02N0501 H06W0303 arc: N1_V02N0601 H06W0303 arc: N1_V02N0701 H02E0701 arc: N3_V06N0003 S1_V02N0001 arc: N3_V06N0103 S1_V02N0101 arc: N3_V06N0203 H06W0203 arc: S1_V02S0201 V01N0001 arc: S1_V02S0301 N3_V06S0003 arc: S1_V02S0401 H02W0401 arc: S1_V02S0501 E1_H01W0100 arc: S1_V02S0601 N3_V06S0303 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0303 E3_H06W0303 arc: V00B0000 V02S0001 arc: V00B0100 H02W0501 arc: V00T0000 V02N0601 arc: W1_H02W0001 V02N0001 arc: W1_H02W0101 N1_V02S0101 arc: W1_H02W0201 E1_H02W0201 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0401 N3_V06S0203 arc: W1_H02W0501 V02N0501 arc: W1_H02W0601 V02S0601 arc: W1_H02W0701 E1_H01W0100 arc: W3_H06W0103 V06N0103 arc: W3_H06W0303 N1_V01S0100 arc: A3 N1_V02S0701 arc: A5 H02W0701 arc: B3 H02W0301 arc: B5 N1_V01S0000 arc: B6 V02S0501 arc: B7 S1_V02N0701 arc: C0 H02W0601 arc: C1 N1_V02S0601 arc: C3 S1_V02N0601 arc: C4 E1_H02W0401 arc: C5 H02E0601 arc: C6 N1_V02S0001 arc: C7 F6 arc: CLK0 G_HPBX0000 arc: D0 H02E0201 arc: D1 V02N0201 arc: D3 V00B0100 arc: D4 V00B0000 arc: D5 V00B0000 arc: D6 V02N0401 arc: D7 N1_V02S0601 arc: E1_H01E0001 F6 arc: E3_H06E0303 Q6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F3 arc: LSR0 V00T0000 arc: M4 H02E0401 arc: MUXCLK3 CLK0 arc: MUXLSR3 LSR0 arc: N1_V01N0101 F7 arc: S1_V02S0001 F0 arc: V01S0000 F4 arc: V01S0100 F1 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1001011100011001 word: SLICEA.K0.INIT 1111000000000000 word: SLICEA.K1.INIT 1111000000000000 word: SLICED.K0.INIT 1100000011001111 word: SLICED.K1.INIT 0000000011110011 word: SLICEC.K0.INIT 1111111100001111 word: SLICEC.K1.INIT 1010100000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 .tile R52C21:PLC2 arc: E1_H02E0001 E3_H06W0003 arc: E1_H02E0201 W1_H02E0701 arc: E1_H02E0301 W3_H06E0003 arc: E1_H02E0401 V02S0401 arc: E1_H02E0501 E1_H01W0100 arc: H00L0100 E1_H02W0301 arc: H00R0000 S1_V02N0401 arc: H00R0100 V02S0501 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0001 E1_H01W0000 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0501 S1_V02N0501 arc: N1_V02N0601 H02W0601 arc: N1_V02N0701 E1_H02W0701 arc: N3_V06N0003 S1_V02N0001 arc: N3_V06N0203 H06E0203 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0001 N3_V06S0003 arc: S1_V02S0201 E1_H01W0000 arc: S1_V02S0301 S3_V06N0003 arc: S1_V02S0401 H06W0203 arc: S1_V02S0501 H06E0303 arc: S1_V02S0601 N3_V06S0303 arc: S1_V02S0701 N3_V06S0203 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 H06E0303 arc: V00B0000 E1_H02W0401 arc: V00B0100 H02W0501 arc: V00T0000 V02S0401 arc: W1_H02W0001 E1_H02W0001 arc: W1_H02W0201 H01E0001 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0401 E1_H01W0000 arc: W1_H02W0501 N3_V06S0303 arc: W1_H02W0601 W3_H06E0303 arc: W1_H02W0701 V01N0101 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0203 E1_H01W0000 arc: W3_H06W0303 E1_H01W0100 arc: A0 H00R0000 arc: A1 H02W0701 arc: A7 N1_V01S0100 arc: B0 H00R0100 arc: B1 V00B0000 arc: B2 H02E0301 arc: B4 H02W0301 arc: B5 S1_V02N0501 arc: B7 H02W0101 arc: C0 H00L0100 arc: C1 H02E0601 arc: C2 V02S0601 arc: C4 V02N0001 arc: C5 V02N0201 arc: C7 V00T0000 arc: D0 V00T0100 arc: D1 H02W0001 arc: D2 W1_H02E0001 arc: D3 H00R0000 arc: D4 V01N0001 arc: D5 V02N0601 arc: D7 E1_H02W0201 arc: E1_H01E0101 F5 arc: E3_H06E0203 F4 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H01W0000 F7 arc: H01W0100 F1 arc: M2 V00B0100 arc: N1_V01N0101 F5 arc: N3_V06N0103 F1 arc: V00T0100 F1 arc: V01S0000 F2 arc: V01S0100 F0 arc: W1_H02W0101 F1 arc: W3_H06W0103 F1 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1010010100100001 word: SLICEC.K0.INIT 0000001100000000 word: SLICEC.K1.INIT 0000001100000000 word: SLICEA.K0.INIT 0000000001010011 word: SLICEA.K1.INIT 1011000000000000 word: SLICEB.K0.INIT 1111001111000000 word: SLICEB.K1.INIT 1111111100000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 .tile R52C22:PLC2 arc: E1_H02E0001 N1_V01S0000 arc: E1_H02E0101 E1_H01W0100 arc: E1_H02E0701 N1_V01S0100 arc: E3_H06E0203 W3_H06E0103 arc: E3_H06E0303 W3_H06E0203 arc: H00R0100 V02S0701 arc: N1_V02N0001 H02E0001 arc: N1_V02N0101 E3_H06W0103 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0401 W3_H06E0203 arc: N1_V02N0701 W1_H02E0701 arc: N3_V06N0103 S1_V02N0101 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0201 W1_H02E0201 arc: S1_V02S0301 N3_V06S0003 arc: S1_V02S0401 W3_H06E0203 arc: S1_V02S0601 H06E0303 arc: S1_V02S0701 H06W0203 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 H02W0601 arc: V00B0100 H02W0501 arc: V00T0000 V02S0601 arc: V00T0100 N1_V02S0501 arc: V01S0000 N3_V06S0103 arc: W1_H02W0001 E1_H02W0501 arc: W1_H02W0101 E1_H02W0101 arc: W1_H02W0201 V02N0201 arc: W1_H02W0301 H01E0101 arc: W1_H02W0401 V02N0401 arc: W1_H02W0501 E1_H02W0401 arc: W1_H02W0601 E3_H06W0303 arc: W1_H02W0701 N1_V01S0100 arc: W3_H06W0203 E1_H02W0401 arc: W3_H06W0303 E1_H02W0601 arc: A1 V02S0501 arc: B1 V00B0000 arc: B3 H01W0100 arc: C1 E1_H01W0000 arc: C3 H00R0100 arc: CLK0 G_HPBX0000 arc: D1 E1_H02W0201 arc: D2 V00T0100 arc: D3 H02E0201 arc: E1_H01E0001 Q2 arc: E1_H01E0101 F0 arc: E1_H02E0201 Q2 arc: E1_H02E0401 Q4 arc: E1_H02E0601 Q6 arc: F0 F5A_SLICE arc: F2 F5B_SLICE arc: H01W0000 F0 arc: H01W0100 Q2 arc: M0 V00B0100 arc: M2 V00T0000 arc: M4 H02W0401 arc: M6 H02E0401 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q2 arc: N3_V06N0003 F0 arc: V01S0100 F0 arc: W3_H06W0003 F0 arc: W3_H06W0103 Q2 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 1111111100000000 word: SLICEB.K1.INIT 1100000011001111 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1001000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 .tile R52C23:PLC2 arc: E1_H02E0001 W3_H06E0003 arc: E1_H02E0601 N1_V01S0000 arc: E3_H06E0203 N1_V01S0000 arc: H00L0000 H02W0001 arc: H00R0100 V02S0501 arc: N1_V02N0101 V01N0101 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0301 H01E0101 arc: N1_V02N0401 H02W0401 arc: N1_V02N0501 N1_V01S0100 arc: N1_V02N0701 H06W0203 arc: N3_V06N0003 S1_V02N0001 arc: N3_V06N0103 H01E0101 arc: N3_V06N0203 H01E0001 arc: N3_V06N0303 E1_H01W0100 arc: S1_V02S0001 N3_V06S0003 arc: S1_V02S0101 N1_V02S0001 arc: S1_V02S0201 H06E0103 arc: S1_V02S0301 W1_H02E0301 arc: S1_V02S0501 H06E0303 arc: S1_V02S0701 N1_V02S0701 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 N1_V02S0001 arc: V00B0100 S1_V02N0101 arc: V00T0000 H02E0001 arc: V00T0100 N1_V02S0701 arc: W1_H02W0001 N1_V02S0001 arc: W1_H02W0201 V02S0201 arc: W1_H02W0301 E1_H01W0100 arc: W1_H02W0401 V06S0203 arc: W1_H02W0601 V02S0601 arc: W1_H02W0701 E1_H01W0100 arc: W3_H06W0203 E3_H06W0103 arc: W3_H06W0303 E1_H01W0100 arc: A3 H02E0701 arc: A4 W1_H02E0501 arc: A5 H02W0701 arc: A6 V02N0101 arc: A7 V02S0101 arc: B1 E1_H02W0101 arc: B3 H02W0101 arc: B4 H00L0000 arc: B5 V02N0701 arc: B6 V02S0501 arc: B7 N1_V02S0701 arc: C0 H00R0100 arc: C1 N1_V02S0601 arc: C3 V02N0601 arc: C4 V00T0100 arc: C5 V00T0000 arc: C6 V00B0100 arc: C7 F6 arc: CLK0 G_HPBX0000 arc: D0 V00B0100 arc: D1 F0 arc: D3 N1_V02S0001 arc: D4 E1_H02W0201 arc: D5 V00B0000 arc: D6 V02S0601 arc: D7 H00L0100 arc: E1_H01E0001 F4 arc: E1_H01E0101 F7 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 F3 arc: H01W0000 F0 arc: H01W0100 Q0 arc: LSR1 H02W0301 arc: MUXCLK0 CLK0 arc: MUXLSR0 LSR1 arc: N1_V02N0001 F0 arc: W1_H02W0501 F5 arc: W3_H06W0103 F1 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1100010011110101 word: SLICEC.K0.INIT 1000010000100001 word: SLICEC.K1.INIT 1001000000001001 word: SLICEA.K0.INIT 1111000000000000 word: SLICEA.K1.INIT 0000111100001100 word: SLICED.K0.INIT 1000000001000000 word: SLICED.K1.INIT 1001000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ .tile R52C24:PLC2 arc: E1_H02E0301 V01N0101 arc: E1_H02E0401 E1_H01W0000 arc: E1_H02E0601 N3_V06S0303 arc: E3_H06E0003 W3_H06E0303 arc: H00L0000 W1_H02E0201 arc: H00L0100 S1_V02N0101 arc: H00R0000 W1_H02E0601 arc: H00R0100 W1_H02E0701 arc: N1_V02N0201 W1_H02E0201 arc: N1_V02N0301 V01N0101 arc: N1_V02N0401 W3_H06E0203 arc: N1_V02N0501 N3_V06S0303 arc: N3_V06N0003 V01N0001 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 H06E0203 arc: N3_V06N0303 S1_V02N0601 arc: S1_V02S0001 N1_V02S0501 arc: S1_V02S0101 E1_H02W0101 arc: S1_V02S0301 V01N0101 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 N3_V06S0203 arc: V00B0000 V02S0201 arc: V00T0000 V02S0401 arc: V00T0100 V02S0701 arc: V01S0000 S3_V06N0103 arc: W1_H02W0001 N1_V01S0000 arc: W1_H02W0101 N1_V01S0100 arc: W1_H02W0201 H01E0001 arc: W1_H02W0301 V01N0101 arc: W1_H02W0501 H01E0101 arc: W1_H02W0701 N1_V02S0701 arc: W3_H06W0203 N3_V06S0203 arc: A1 H00L0100 arc: A2 V00B0000 arc: A3 V00T0000 arc: A4 V00T0100 arc: A5 N1_V01S0100 arc: A7 S1_V02N0101 arc: B1 W1_H02E0101 arc: B2 H00R0000 arc: B3 H02W0301 arc: B4 H00R0000 arc: B5 H02W0301 arc: B7 W1_H02E0101 arc: C1 V02N0601 arc: C2 H00L0000 arc: C3 W1_H02E0401 arc: C4 N1_V02S0001 arc: C5 W1_H02E0401 arc: C7 H02E0601 arc: D1 V00B0100 arc: D2 V02N0001 arc: D3 W1_H02E0001 arc: D4 V02N0401 arc: D5 H00R0100 arc: D7 H01W0000 arc: E1_H01E0001 F4 arc: F0 F5A_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H01W0000 F3 arc: H01W0100 F0 arc: M0 H02W0601 arc: M6 N1_V01N0101 arc: N1_V01N0101 F2 arc: V00B0100 F5 arc: W1_H02W0401 F6 arc: W1_H02W0601 F6 arc: W3_H06W0003 F0 arc: W3_H06W0303 F6 word: SLICEC.K0.INIT 1001000000001001 word: SLICEC.K1.INIT 1001000000001001 word: SLICEB.K0.INIT 1001000000001001 word: SLICEB.K1.INIT 1000010000100001 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1000010000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1000010000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 .tile R52C25:PLC2 arc: E1_H02E0001 V01N0001 arc: E1_H02E0601 V01N0001 arc: E3_H06E0303 W3_H06E0203 arc: H00R0100 V02N0701 arc: N1_V02N0601 S1_V02N0601 arc: N1_V02N0701 W3_H06E0203 arc: N3_V06N0103 W3_H06E0103 arc: N3_V06N0203 H06E0203 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0201 E1_H01W0000 arc: S1_V02S0301 W3_H06E0003 arc: S1_V02S0601 H02E0601 arc: V00B0100 H02W0501 arc: V00T0000 H02W0001 arc: W1_H02W0101 N1_V01S0100 arc: W1_H02W0201 V02N0201 arc: W1_H02W0301 V02N0301 arc: W1_H02W0601 H01E0001 arc: W3_H06W0203 S3_V06N0203 arc: B1 Q1 arc: B2 H00R0000 arc: B6 V01S0000 arc: C1 V02S0601 arc: C2 H00R0100 arc: C3 H00R0100 arc: C5 V00B0100 arc: C6 V02S0001 arc: CLK0 G_HPBX0000 arc: D1 H02W0201 arc: D2 S1_V02N0001 arc: D3 S1_V02N0001 arc: D5 H00L0100 arc: D6 E1_H01W0100 arc: D7 F2 arc: E1_H02E0101 Q1 arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H00L0100 F3 arc: H00R0000 Q6 arc: H01W0000 Q1 arc: LSR1 H02E0301 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR3 LSR1 arc: N1_V01N0001 F5 arc: S1_V02S0101 Q1 arc: S1_V02S0401 Q6 arc: V01S0000 Q1 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1111000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1100001100111100 word: SLICEB.K0.INIT 0011001111111100 word: SLICEB.K1.INIT 0000000011110000 word: SLICED.K0.INIT 1100001100111100 word: SLICED.K1.INIT 0000000011111111 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 .tile R52C26:PLC2 arc: E1_H02E0101 N1_V01S0100 arc: E1_H02E0201 V06S0103 arc: E1_H02E0601 E1_H01W0000 arc: H00R0100 V02S0701 arc: N1_V02N0001 H02E0001 arc: N1_V02N0301 E1_H02W0301 arc: S1_V02S0501 E3_H06W0303 arc: S3_V06S0003 N1_V02S0001 arc: S3_V06S0103 W3_H06E0103 arc: V00B0000 V02S0201 arc: V00B0100 V02S0301 arc: V00T0000 V02S0401 arc: W1_H02W0001 V02S0001 arc: W1_H02W0101 N1_V01S0100 arc: W3_H06W0203 N1_V01S0000 arc: W3_H06W0303 E3_H06W0303 arc: A0 H00L0000 arc: A1 V02S0501 arc: A2 V00B0000 arc: A4 V02N0301 arc: A5 V02N0301 arc: B0 H02E0101 arc: B1 V02N0301 arc: B2 V02S0101 arc: B4 V02S0501 arc: B5 V02S0501 arc: B6 N1_V02S0701 arc: C0 V02S0401 arc: C1 W1_H02E0401 arc: C2 H02W0601 arc: C4 V00T0000 arc: C5 V00T0000 arc: C6 V02S0001 arc: C7 V02S0001 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: D0 F2 arc: D1 V02N0201 arc: D2 V00B0100 arc: D4 F2 arc: D5 F2 arc: D6 H00R0100 arc: D7 V02S0401 arc: E1_H01E0001 F1 arc: E1_H02E0701 Q7 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q0 arc: H00R0000 F6 arc: H01W0000 F2 arc: H01W0100 F2 arc: LSR0 H02W0501 arc: LSR1 H02W0501 arc: M2 H02E0601 arc: M4 W1_H02E0401 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR0 arc: MUXLSR2 LSR1 arc: MUXLSR3 LSR1 arc: N1_V01N0001 Q7 arc: N1_V01N0101 Q4 arc: N1_V02N0101 F1 arc: S1_V02S0001 F2 arc: V01S0000 Q0 arc: V01S0100 Q0 arc: W1_H02W0201 F2 arc: W1_H02W0501 Q7 word: SLICEA.K0.INIT 1010100101101010 word: SLICEA.K1.INIT 0000000001111111 word: SLICED.K0.INIT 0000111100111111 word: SLICED.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 1100100111001100 word: SLICEC.K1.INIT 1100110001101100 word: SLICEB.K0.INIT 0011101100110011 word: SLICEB.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R52C27:PLC2 arc: E1_H02E0101 E1_H01W0100 arc: E1_H02E0201 N1_V01S0000 arc: E1_H02E0301 S1_V02N0301 arc: N1_V02N0101 E1_H01W0100 arc: N1_V02N0201 H02E0201 arc: N1_V02N0401 H01E0001 arc: N1_V02N0701 E1_H02W0701 arc: S1_V02S0001 N3_V06S0003 arc: S1_V02S0501 N1_V02S0501 arc: S1_V02S0601 N1_V02S0601 arc: S1_V02S0701 N1_V02S0701 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 N1_V02S0101 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 N1_V02S0501 arc: V00B0000 N1_V02S0201 arc: W1_H02W0501 V01N0101 arc: W1_H02W0601 V02S0601 arc: CE0 H02E0101 arc: CE3 S1_V02N0601 arc: CLK0 G_HPBX0000 arc: E3_H06E0003 Q0 arc: H01W0000 Q6 arc: M0 H02E0601 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK3 CLK0 arc: W3_H06W0003 Q0 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R52C28:PLC2 arc: E1_H02E0101 S1_V02N0101 arc: H00L0100 S1_V02N0301 arc: H00R0100 V02S0501 arc: H01W0100 W3_H06E0303 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0701 W1_H02E0701 arc: S3_V06S0003 N1_V02S0001 arc: S3_V06S0303 N3_V06S0303 arc: V00T0000 N1_V02S0601 arc: V00T0100 V02N0501 arc: W1_H02W0301 N1_V01S0100 arc: CE0 H00L0100 arc: CE1 H00R0100 arc: CE2 H00L0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: E1_H02E0201 Q2 arc: E1_H02E0401 Q6 arc: M0 V00T0000 arc: M2 V00B0000 arc: M4 V00T0100 arc: M6 N1_V01N0101 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q0 arc: N3_V06N0103 Q2 arc: N3_V06N0303 Q6 arc: V00B0000 Q4 arc: W3_H06W0103 Q2 arc: W3_H06W0303 Q6 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R52C29:PLC2 arc: E1_H02E0301 W1_H02E0301 arc: E1_H02E0601 V06S0303 arc: H00R0100 V02S0701 arc: N1_V02N0001 S1_V02N0501 arc: N3_V06N0003 S1_V02N0001 arc: S1_V02S0101 W1_H02E0101 arc: S1_V02S0201 W1_H02E0201 arc: S3_V06S0003 N1_V02S0001 arc: S3_V06S0303 N1_V02S0501 arc: V00B0100 V02N0101 arc: V00T0100 S1_V02N0701 arc: W1_H02W0701 W3_H06E0203 arc: CE1 H00R0100 arc: CE2 H02E0101 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: E1_H02E0401 Q6 arc: M2 N1_V01N0001 arc: M4 V00T0100 arc: M6 V00B0100 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q4 arc: N1_V02N0201 Q2 arc: N1_V02N0601 Q6 arc: N3_V06N0103 Q2 arc: N3_V06N0303 Q6 arc: S3_V06S0103 Q2 arc: W3_H06W0103 Q2 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R52C2:PLC2 arc: N1_V02N0701 E1_H02W0701 arc: S1_V02S0701 H06W0203 arc: S3_V06S0203 H06W0203 .tile R52C30:PLC2 arc: E1_H02E0301 W1_H02E0201 arc: E1_H02E0601 V02S0601 arc: H00L0100 H02W0301 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0301 H02W0301 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0601 H02E0601 arc: N3_V06N0003 H06E0003 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0001 W3_H06E0003 arc: S1_V02S0201 N1_V01S0000 arc: S1_V02S0301 H02W0301 arc: S1_V02S0701 N1_V01S0100 arc: S3_V06S0003 N3_V06S0303 arc: V00B0000 W1_H02E0401 arc: V00B0100 V02S0101 arc: V00T0100 N1_V02S0501 arc: A7 H00R0000 arc: B7 V00T0000 arc: C7 H02E0401 arc: CE0 H00L0100 arc: CE1 H00L0100 arc: CE2 H00L0100 arc: CLK0 G_HPBX0000 arc: D7 V00B0000 arc: F7 F7_SLICE arc: H00R0000 Q4 arc: M0 H02E0601 arc: M2 V00B0100 arc: M4 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: S1_V02S0501 F7 arc: V00T0000 Q2 arc: V01S0000 Q0 arc: V01S0100 Q0 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1000010000100001 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 .tile R52C31:PLC2 arc: E1_H02E0001 N3_V06S0003 arc: E1_H02E0601 W1_H02E0301 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0101 E1_H01W0100 arc: N1_V02N0201 N3_V06S0103 arc: N1_V02N0501 N3_V06S0303 arc: N1_V02N0601 N3_V06S0303 arc: N1_V02N0701 E1_H01W0100 arc: S1_V02S0001 E1_H02W0001 arc: S1_V02S0101 N1_V01S0100 arc: S1_V02S0301 N3_V06S0003 arc: S1_V02S0501 E1_H01W0100 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0303 W3_H06E0303 arc: V00B0100 V02S0301 arc: V00T0000 H02W0201 arc: V00T0100 H02E0301 arc: W1_H02W0301 N3_V06S0003 arc: A4 N1_V01N0101 arc: A5 N1_V01N0101 arc: B4 H00R0000 arc: B5 H00R0000 arc: C4 V00T0000 arc: C5 V00T0000 arc: CE0 V02S0201 arc: CE1 V02S0201 arc: CE3 V02S0601 arc: CLK0 G_HPBX0000 arc: D4 V02N0601 arc: D5 V02N0601 arc: F4 F5C_SLICE arc: H00R0000 Q6 arc: M0 H02E0601 arc: M2 V00B0100 arc: M4 V00T0100 arc: M6 H02W0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q0 arc: S1_V02S0201 Q2 arc: V01S0000 F4 arc: V01S0100 Q0 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000001000000011 word: SLICEC.K1.INIT 0000100000001100 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ .tile R52C32:PLC2 arc: H00L0000 H02E0001 arc: N1_V02N0001 S1_V02N0501 arc: S1_V02S0001 H02W0001 arc: S1_V02S0501 N1_V02S0501 arc: V00B0000 H02E0601 arc: V00B0100 V02S0101 arc: W1_H02W0001 V06N0003 arc: W1_H02W0401 V06S0203 arc: CE0 H00L0000 arc: CE3 S1_V02N0601 arc: CLK0 G_HPBX0000 arc: H01W0100 Q6 arc: M0 V00B0100 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK3 CLK0 arc: W1_H02W0201 Q0 arc: W3_H06W0303 Q6 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R52C33:PLC2 arc: W1_H02W0001 W3_H06E0003 .tile R52C3:PLC2 arc: E1_H02E0101 V02N0101 arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0601 V02S0601 arc: H00R0000 S1_V02N0401 arc: H00R0100 E1_H02W0701 arc: N3_V06N0003 E3_H06W0003 arc: S1_V02S0601 V01N0001 arc: S1_V02S0701 E1_H01W0100 arc: V00T0000 V02S0401 arc: V00T0100 W1_H02E0101 arc: CE0 H00R0000 arc: CE1 H00R0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: E3_H06E0303 Q6 arc: M0 V00T0000 arc: M2 V00T0000 arc: M6 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q0 arc: S1_V02S0001 Q2 arc: V01S0100 Q6 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R52C4:PLC2 arc: E1_H02E0101 E3_H06W0103 arc: E1_H02E0601 V02N0601 arc: H00R0000 H02E0401 arc: H00R0100 H02W0701 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0101 E3_H06W0103 arc: N1_V02N0401 E3_H06W0203 arc: S1_V02S0001 H06W0003 arc: S1_V02S0301 V01N0101 arc: V00B0000 H02E0601 arc: V00T0000 H02W0001 arc: W1_H02W0701 S3_V06N0203 arc: CE0 H00R0100 arc: CE1 H00R0000 arc: CE2 H02E0101 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: H01W0100 Q4 arc: M0 H02E0601 arc: M2 H02E0601 arc: M4 V00B0000 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q0 arc: S1_V02S0201 Q2 arc: S3_V06S0203 Q4 arc: V01S0000 Q0 arc: V01S0100 Q6 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R52C5:PLC2 arc: E1_H02E0201 V06N0103 arc: E1_H02E0301 V02N0301 arc: N1_V02N0201 N1_V01S0000 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0701 E1_H02W0701 arc: S3_V06S0003 E3_H06W0003 arc: V00B0100 E1_H02W0501 arc: V00T0100 V02S0501 arc: W1_H02W0001 E3_H06W0003 arc: C7 V00B0100 arc: CE1 H00R0100 arc: CE2 E1_H02W0101 arc: CLK0 G_HPBX0000 arc: D7 V02N0601 arc: E1_H01E0001 F7 arc: E3_H06E0203 F7 arc: F7 F7_SLICE arc: H00R0100 F7 arc: M2 V00T0100 arc: M4 V00T0100 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0101 Q4 arc: S1_V02S0001 Q2 arc: S1_V02S0401 Q4 arc: S3_V06S0203 F7 arc: V01S0100 Q2 arc: W1_H02W0701 F7 arc: W3_H06W0203 F7 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1111000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 .tile R52C6:PLC2 arc: E1_H02E0101 E1_H01W0100 arc: E1_H02E0401 V02S0401 arc: E1_H02E0601 V01N0001 arc: E3_H06E0303 V06S0303 arc: H00L0000 H02E0201 arc: H00R0000 E1_H02W0401 arc: H00R0100 V02S0501 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0101 W1_H02E0101 arc: N1_V02N0301 H02W0301 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0501 E3_H06W0303 arc: N1_V02N0601 N3_V06S0303 arc: N1_V02N0701 N1_V01S0100 arc: N3_V06N0203 E3_H06W0203 arc: N3_V06N0303 E3_H06W0303 arc: S1_V02S0001 E1_H01W0000 arc: S1_V02S0501 H06E0303 arc: S1_V02S0601 H01E0001 arc: V00T0000 E1_H02W0001 arc: V01S0000 N3_V06S0103 arc: A1 E1_H01E0001 arc: B1 H00R0100 arc: B2 H02E0301 arc: B3 H02E0301 arc: B5 H00R0000 arc: C1 H02W0601 arc: C2 H00L0000 arc: C3 W1_H02E0601 arc: C5 V01N0101 arc: CE1 V02S0201 arc: CLK0 G_HPBX0000 arc: D1 H02W0201 arc: D2 V02N0001 arc: D3 N1_V01S0000 arc: D5 S1_V02N0601 arc: E1_H01E0001 Q2 arc: E3_H06E0103 Q2 arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F5 F5_SLICE arc: M2 V00T0000 arc: MUXCLK1 CLK0 arc: N1_V01N0001 F5 arc: N1_V01N0101 F1 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000001100000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1001011100100101 word: SLICEB.K0.INIT 1111110000110000 word: SLICEB.K1.INIT 1111111111000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 .tile R52C7:PLC2 arc: E1_H02E0101 V02S0101 arc: E1_H02E0501 E1_H01W0100 arc: H00L0000 V02N0001 arc: H00R0000 V02N0401 arc: H00R0100 V02N0701 arc: N1_V02N0101 H06W0103 arc: N1_V02N0201 N1_V01S0000 arc: N1_V02N0301 H02W0301 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0501 E3_H06W0303 arc: N1_V02N0601 H06W0303 arc: N1_V02N0701 H02W0701 arc: N3_V06N0003 E3_H06W0003 arc: N3_V06N0203 E3_H06W0203 arc: N3_V06N0303 S1_V02N0601 arc: S1_V02S0101 E1_H02W0101 arc: S1_V02S0301 E3_H06W0003 arc: S1_V02S0501 H02W0501 arc: V00B0000 S1_V02N0201 arc: V00B0100 V02N0301 arc: V00T0000 V02N0601 arc: V00T0100 H02W0101 arc: W1_H02W0101 V02N0101 arc: W1_H02W0201 E1_H02W0701 arc: W1_H02W0301 E3_H06W0003 arc: W1_H02W0501 V02N0501 arc: W1_H02W0601 N3_V06S0303 arc: W1_H02W0701 E1_H01W0100 arc: W3_H06W0003 E1_H01W0000 arc: A1 V02S0701 arc: A2 E1_H02W0501 arc: A4 N1_V01N0101 arc: A7 E1_H02W0501 arc: B0 F1 arc: B1 V00T0000 arc: B2 H00R0100 arc: B4 N1_V02S0501 arc: B7 V00B0000 arc: C0 H02W0601 arc: C1 E1_H01W0000 arc: C2 H00L0000 arc: C4 V00T0100 arc: C7 V02N0001 arc: CE1 H02E0101 arc: CLK0 G_HPBX0000 arc: D0 H00R0000 arc: D1 E1_H02W0001 arc: D2 E1_H02W0201 arc: D4 E1_H02W0201 arc: D7 E1_H02W0201 arc: E1_H01E0001 Q2 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: F7 F7_SLICE arc: H01W0000 Q2 arc: H01W0100 F7 arc: LSR1 V00B0100 arc: M2 H02E0601 arc: M4 H02E0401 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXLSR1 LSR1 arc: MUXLSR2 LSR1 arc: N1_V01N0101 Q4 arc: S3_V06S0003 F0 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1111111011001100 word: SLICEA.K0.INIT 0011000000000000 word: SLICEA.K1.INIT 1010101010000000 word: SLICEC.K0.INIT 0010101010101010 word: SLICEC.K1.INIT 1111111111111111 word: SLICEB.K0.INIT 0000000100110011 word: SLICEB.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R52C8:PLC2 arc: E1_H01E0101 E3_H06W0203 arc: E1_H02E0301 E1_H01W0100 arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0601 N3_V06S0303 arc: H00R0100 V02N0501 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 E3_H06W0003 arc: N1_V02N0401 E3_H06W0203 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0601 N1_V01S0000 arc: N3_V06N0003 S1_V02N0001 arc: N3_V06N0103 S1_V02N0101 arc: S1_V02S0101 S3_V06N0103 arc: S1_V02S0201 H02W0201 arc: S1_V02S0401 H06E0203 arc: S1_V02S0701 H06W0203 arc: S3_V06S0203 H06E0203 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 V02S0001 arc: V00B0100 N1_V02S0301 arc: V00T0000 V02S0601 arc: V00T0100 V02S0501 arc: V01S0000 N3_V06S0103 arc: V01S0100 S3_V06N0303 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0301 N3_V06S0003 arc: W1_H02W0401 H01E0001 arc: W1_H02W0501 S1_V02N0501 arc: W1_H02W0601 S1_V02N0601 arc: W1_H02W0701 E1_H02W0601 arc: A2 H02E0501 arc: A3 S1_V02N0501 arc: A5 V02N0101 arc: B2 H02E0101 arc: B3 H00R0100 arc: B5 V02N0501 arc: C2 H00L0100 arc: C3 V02N0401 arc: C4 V02S0201 arc: C5 V02N0001 arc: CE0 H00R0000 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: D2 H02W0001 arc: D3 V02S0001 arc: D4 H02W0201 arc: D5 V00B0000 arc: E1_H01E0001 F5 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: H00L0100 F3 arc: H00R0000 F4 arc: H01W0000 F3 arc: H01W0100 Q6 arc: LSR0 V00T0000 arc: LSR1 V00T0000 arc: M0 V00B0100 arc: M6 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR0 arc: MUXLSR3 LSR1 arc: N1_V01N0001 F5 arc: N1_V01N0101 Q0 arc: S1_V02S0001 F2 arc: W1_H02W0101 F3 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 1010101010000000 word: SLICEB.K1.INIT 0010000000000000 word: SLICEC.K0.INIT 1111000000000000 word: SLICEC.K1.INIT 0010000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 .tile R52C9:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0101 V02S0101 arc: E1_H02E0301 S3_V06N0003 arc: E1_H02E0401 N3_V06S0203 arc: E1_H02E0601 S1_V02N0601 arc: E1_H02E0701 N3_V06S0203 arc: E3_H06E0003 N1_V01S0000 arc: H00R0000 H02E0401 arc: H00R0100 E1_H02W0701 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0001 E3_H06W0003 arc: N1_V02N0101 E3_H06W0103 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0401 N3_V06S0203 arc: N1_V02N0501 H01E0101 arc: N1_V02N0601 H02E0601 arc: N1_V02N0701 N3_V06S0203 arc: N3_V06N0003 E1_H01W0000 arc: N3_V06N0103 E3_H06W0103 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0101 H06W0103 arc: S1_V02S0201 H02W0201 arc: S1_V02S0301 S3_V06N0003 arc: S1_V02S0401 N3_V06S0203 arc: S1_V02S0501 S3_V06N0303 arc: S3_V06S0103 H06E0103 arc: V00T0100 H02W0301 arc: V01S0000 N3_V06S0103 arc: V01S0100 N3_V06S0303 arc: W1_H02W0001 H01E0001 arc: W1_H02W0101 V01N0101 arc: W1_H02W0201 V01N0001 arc: W1_H02W0401 N1_V01S0000 arc: W1_H02W0501 S1_V02N0501 arc: W1_H02W0701 N3_V06S0203 arc: W3_H06W0003 E3_H06W0303 arc: B1 S1_V02N0101 arc: B5 H02E0301 arc: C1 H02W0401 arc: C5 V00T0100 arc: CE0 H00R0000 arc: CE2 H00R0100 arc: CLK0 G_HPBX0000 arc: D1 V02N0201 arc: D4 V02S0401 arc: D5 H00L0100 arc: E3_H06E0203 Q4 arc: F1 F1_SLICE arc: F4 F5C_SLICE arc: H00L0100 F1 arc: H01W0100 Q1 arc: M4 E1_H02W0401 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0101 Q4 arc: N3_V06N0203 Q4 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111001111000000 word: SLICEC.K0.INIT 1111111100000000 word: SLICEC.K1.INIT 1100111111000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.A1MUX 1 .tile R53C10:PLC2 arc: E1_H01E0101 E3_H06W0203 arc: E1_H02E0001 E3_H06W0003 arc: E1_H02E0101 N1_V02S0101 arc: E1_H02E0501 N3_V06S0303 arc: E3_H06E0103 W3_H06E0003 arc: H00L0000 V02S0201 arc: H00L0100 E1_H02W0301 arc: H00R0000 N1_V02S0601 arc: H00R0100 H02W0701 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0201 E3_H06W0103 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0401 E3_H06W0203 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0701 H06W0203 arc: N3_V06N0303 S1_V02N0501 arc: S1_V02S0201 N1_V02S0701 arc: S1_V02S0701 H02E0701 arc: S3_V06S0203 H01E0001 arc: V00B0000 H02W0401 arc: V00B0100 V02S0101 arc: V00T0100 V02S0501 arc: W1_H02W0001 N1_V02S0001 arc: W1_H02W0601 E1_H02W0301 arc: W1_H02W0701 S1_V02N0701 arc: W3_H06W0303 E3_H06W0203 arc: B1 H01W0100 arc: B3 H02E0301 arc: B4 N1_V01S0000 arc: B6 V01S0000 arc: C1 H00L0100 arc: C3 H00L0000 arc: C4 N1_V02S0201 arc: C6 H02W0601 arc: C7 H02E0401 arc: CE0 H00R0100 arc: CE1 V02N0201 arc: CE2 E1_H02W0101 arc: CE3 V02N0601 arc: CLK0 G_HPBX0000 arc: D0 H00R0000 arc: D1 V01S0100 arc: D3 V00T0100 arc: D4 V02S0401 arc: D5 H02E0201 arc: D6 H02W0201 arc: D7 W1_H02E0001 arc: E1_H01E0001 F4 arc: E3_H06E0003 Q0 arc: F0 F5A_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q6 arc: H01W0100 Q3 arc: M0 V00B0000 arc: M4 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q0 arc: N1_V02N0001 Q0 arc: N3_V06N0003 Q0 arc: N3_V06N0203 F7 arc: S3_V06S0303 Q6 arc: V01S0000 Q4 arc: V01S0100 F3 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1111001111000000 word: SLICED.K0.INIT 1100111111000000 word: SLICED.K1.INIT 1111000000000000 word: SLICEA.K0.INIT 1111111100000000 word: SLICEA.K1.INIT 1100111111000000 word: SLICEC.K0.INIT 1100110011110000 word: SLICEC.K1.INIT 1111111100000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 .tile R53C11:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0101 V02N0101 arc: E1_H02E0201 V01N0001 arc: E1_H02E0301 V02S0301 arc: E1_H02E0401 N3_V06S0203 arc: E1_H02E0501 V06S0303 arc: E1_H02E0601 V01N0001 arc: H00L0100 V02N0101 arc: H00R0100 W1_H02E0501 arc: N1_V02N0001 V01N0001 arc: N1_V02N0101 H01E0101 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 H06W0003 arc: N1_V02N0401 E3_H06W0203 arc: N1_V02N0601 E1_H02W0601 arc: N1_V02N0701 S3_V06N0203 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0203 S1_V02N0701 arc: N3_V06N0303 V01N0101 arc: S1_V02S0101 H06E0103 arc: S1_V02S0201 N3_V06S0103 arc: S1_V02S0501 W3_H06E0303 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 H06E0203 arc: S3_V06S0303 H06E0303 arc: V00B0000 S1_V02N0001 arc: V00B0100 S1_V02N0301 arc: W1_H02W0001 V02S0001 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0201 H01E0001 arc: W1_H02W0401 E3_H06W0203 arc: W1_H02W0601 V01N0001 arc: W1_H02W0701 V02N0701 arc: W3_H06W0303 E3_H06W0203 arc: B5 S1_V02N0701 arc: C5 V00B0100 arc: C7 V00T0000 arc: CE0 H00R0100 arc: CE2 S1_V02N0601 arc: CLK0 G_HPBX0000 arc: D5 H00L0100 arc: D7 W1_H02E0001 arc: E1_H01E0101 Q5 arc: E3_H06E0203 Q7 arc: E3_H06E0303 Q5 arc: F5 F5_SLICE arc: F7 F7_SLICE arc: M0 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q5 arc: N1_V01N0101 Q5 arc: V00T0000 Q0 arc: V01S0000 Q5 arc: V01S0100 Q5 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000011000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 .tile R53C12:PLC2 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0101 V02N0101 arc: E1_H02E0301 H01E0101 arc: E1_H02E0501 S1_V02N0501 arc: E1_H02E0701 V02S0701 arc: E3_H06E0003 W3_H06E0303 arc: H00L0000 H02W0001 arc: H00L0100 H02E0101 arc: H00R0000 H02E0401 arc: H00R0100 H02E0501 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0201 H06W0103 arc: N1_V02N0401 H02E0401 arc: N1_V02N0501 W1_H02E0501 arc: N1_V02N0601 S1_V02N0301 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 H06W0103 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 E3_H06W0303 arc: S1_V02S0001 N1_V02S0501 arc: S1_V02S0201 V01N0001 arc: S1_V02S0401 E1_H02W0401 arc: S1_V02S0601 V01N0001 arc: S3_V06S0303 N3_V06S0203 arc: V00B0100 H02W0501 arc: V00T0100 V02S0701 arc: V01S0000 N3_V06S0103 arc: V01S0100 S3_V06N0303 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0301 V02N0301 arc: W1_H02W0501 S3_V06N0303 arc: W3_H06W0203 E3_H06W0203 arc: W3_H06W0303 E3_H06W0303 arc: A2 H02E0501 arc: A5 E1_H02W0701 arc: B0 H01W0100 arc: B2 H00R0000 arc: B4 V02S0501 arc: B5 V00B0100 arc: B6 V02N0701 arc: C0 H02E0601 arc: C1 N1_V01N0001 arc: C2 H02W0401 arc: C3 H00R0100 arc: C4 V02N0201 arc: C5 H01E0001 arc: C6 S1_V02N0001 arc: C7 E1_H01E0101 arc: CE0 H00L0000 arc: CE1 H02W0101 arc: CE3 W1_H02E0101 arc: CLK0 G_HPBX0000 arc: D0 F2 arc: D1 N1_V02S0001 arc: D2 V00T0100 arc: D3 N1_V02S0201 arc: D4 H01W0000 arc: D5 W1_H02E0001 arc: D6 H00L0100 arc: D7 E1_H01W0100 arc: E1_H01E0001 F4 arc: E1_H01E0101 Q6 arc: E3_H06E0103 F1 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F5 arc: H01W0100 Q2 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q0 arc: N1_V01N0101 F7 arc: N1_V02N0301 F3 arc: S3_V06S0003 Q0 arc: W3_H06W0003 Q0 word: SLICEB.K0.INIT 1010101010101100 word: SLICEB.K1.INIT 0000111111110000 word: SLICEA.K0.INIT 1100111111000000 word: SLICEA.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 0000000000111111 word: SLICEC.K1.INIT 1110000000000000 word: SLICED.K0.INIT 0000000000000011 word: SLICED.K1.INIT 1111000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 .tile R53C13:PLC2 arc: E1_H02E0001 N3_V06S0003 arc: E1_H02E0101 V02N0101 arc: E1_H02E0301 W1_H02E0301 arc: H00L0100 V02S0101 arc: H00R0000 V02S0401 arc: H01W0100 E3_H06W0303 arc: N1_V02N0001 V01N0001 arc: N1_V02N0201 W1_H02E0201 arc: N1_V02N0301 E1_H01W0100 arc: N1_V02N0501 S3_V06N0303 arc: N1_V02N0601 H01E0001 arc: N1_V02N0701 N1_V01S0100 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0303 E1_H01W0100 arc: S1_V02S0201 N1_V01S0000 arc: S1_V02S0301 H02W0301 arc: S1_V02S0501 H02E0501 arc: S1_V02S0701 V01N0101 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 H01E0101 arc: V00B0000 V02S0201 arc: V00B0100 V02S0301 arc: V00T0000 H02W0201 arc: V00T0100 V02S0701 arc: V01S0000 N3_V06S0103 arc: W1_H02W0001 V01N0001 arc: W1_H02W0101 V02N0101 arc: W1_H02W0401 N1_V02S0401 arc: W1_H02W0501 E1_H02W0501 arc: W1_H02W0601 V01N0001 arc: W3_H06W0203 V01N0001 arc: A3 H00L0100 arc: B0 E1_H02W0101 arc: B3 V02N0301 arc: B4 V00B0100 arc: B5 V02N0501 arc: B6 V00B0100 arc: B7 V02S0501 arc: C0 H02W0601 arc: C3 S1_V02N0401 arc: C4 S1_V02N0201 arc: C5 V02N0001 arc: C6 V00T0100 arc: C7 V02N0001 arc: CE2 H02E0101 arc: CE3 H02E0101 arc: CLK0 G_HPBX0000 arc: D0 V00T0100 arc: D1 H00R0000 arc: D3 H02E0001 arc: D4 V00B0000 arc: D5 V02S0601 arc: D6 V02S0401 arc: D7 H01W0000 arc: E1_H02E0501 F5 arc: E3_H06E0003 Q0 arc: E3_H06E0203 F7 arc: E3_H06E0303 F5 arc: F0 F5A_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F6 arc: M0 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F4 arc: N1_V01N0101 Q6 arc: N3_V06N0203 F7 arc: S1_V02S0101 F3 arc: V01S0100 Q4 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1110101000000000 word: SLICED.K0.INIT 1111110000110000 word: SLICED.K1.INIT 0011000000111111 word: SLICEC.K0.INIT 1111001111000000 word: SLICEC.K1.INIT 0011000000111111 word: SLICEA.K0.INIT 1111110000001100 word: SLICEA.K1.INIT 1111111100000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 .tile R53C14:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0001 N1_V02S0001 arc: E1_H02E0101 V06N0103 arc: E1_H02E0201 V02S0201 arc: E1_H02E0401 E3_H06W0203 arc: E1_H02E0501 V02N0501 arc: E1_H02E0601 V02S0601 arc: E1_H02E0701 V02N0701 arc: E3_H06E0003 N3_V06S0003 arc: E3_H06E0103 V01N0101 arc: E3_H06E0303 W3_H06E0303 arc: H00L0000 V02N0001 arc: H00L0100 V02S0301 arc: H00R0000 V02N0401 arc: H00R0100 W1_H02E0701 arc: H01W0100 E3_H06W0303 arc: N1_V02N0001 H02W0001 arc: N1_V02N0101 E3_H06W0103 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0501 S3_V06N0303 arc: N1_V02N0601 S1_V02N0301 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 E3_H06W0303 arc: S1_V02S0101 N1_V01S0100 arc: S1_V02S0201 N3_V06S0103 arc: S1_V02S0401 N1_V02S0401 arc: S1_V02S0501 H06E0303 arc: S1_V02S0601 V01N0001 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 E3_H06W0203 arc: S3_V06S0303 H06E0303 arc: V00B0000 H02W0601 arc: V00T0000 N1_V02S0601 arc: W1_H02W0001 V06S0003 arc: W1_H02W0201 V06N0103 arc: W1_H02W0301 E3_H06W0003 arc: W1_H02W0401 N3_V06S0203 arc: W1_H02W0601 S1_V02N0601 arc: W1_H02W0701 S1_V02N0701 arc: W3_H06W0003 E1_H01W0000 arc: W3_H06W0103 E3_H06W0003 arc: A1 H00L0100 arc: A5 E1_H02W0701 arc: A7 H02W0701 arc: B0 V02S0101 arc: B1 H02E0301 arc: B3 W1_H02E0301 arc: B5 V02S0701 arc: B7 V00B0000 arc: C0 V02N0601 arc: C1 N1_V01N0001 arc: C3 H02W0601 arc: C5 V00T0000 arc: C7 V00T0000 arc: CE0 H00L0000 arc: CE1 H02E0101 arc: CLK0 G_HPBX0000 arc: D0 V00T0100 arc: D1 V00T0100 arc: D3 H00R0000 arc: D5 H00R0100 arc: D7 H00R0100 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: N1_V01N0001 F7 arc: N1_V01N0101 Q3 arc: S1_V02S0701 F5 arc: V00T0100 F3 arc: V01S0000 Q0 arc: V01S0100 F1 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1111001111000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1001011100011001 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1001011100011001 word: SLICEA.K0.INIT 1100111111000000 word: SLICEA.K1.INIT 0110001011111011 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 .tile R53C15:PLC2 arc: E1_H02E0001 V01N0001 arc: E1_H02E0201 N1_V02S0201 arc: E1_H02E0301 V02S0301 arc: E1_H02E0401 V02S0401 arc: E1_H02E0501 W1_H02E0501 arc: E1_H02E0601 N1_V02S0601 arc: E1_H02E0701 N3_V06S0203 arc: H00L0000 H02W0001 arc: H00L0100 N1_V02S0301 arc: H00R0000 S1_V02N0601 arc: H00R0100 E1_H02W0701 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0301 H02W0301 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0601 S3_V06N0303 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0203 S1_V02N0701 arc: N3_V06N0303 E3_H06W0303 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0101 E3_H06W0103 arc: S1_V02S0201 N1_V01S0000 arc: S1_V02S0301 E1_H01W0100 arc: S1_V02S0401 N1_V01S0000 arc: S1_V02S0501 E1_H02W0501 arc: S1_V02S0701 N1_V02S0701 arc: S3_V06S0103 N3_V06S0003 arc: V00B0000 V02S0001 arc: V00B0100 H02E0501 arc: V00T0000 E1_H02W0001 arc: V00T0100 H02E0101 arc: W1_H02W0001 V02N0001 arc: W1_H02W0101 W3_H06E0103 arc: W1_H02W0501 N3_V06S0303 arc: W1_H02W0601 H01E0001 arc: W1_H02W0701 E1_H01W0100 arc: W3_H06W0203 E3_H06W0103 arc: W3_H06W0303 E3_H06W0203 arc: B1 V02S0301 arc: B3 V02N0301 arc: B4 H02W0101 arc: B6 E1_H02W0301 arc: B7 E1_H02W0301 arc: C1 H02E0601 arc: C3 H00L0000 arc: C4 S1_V02N0201 arc: C6 E1_H02W0601 arc: C7 E1_H02W0401 arc: CE0 V02N0201 arc: CE1 H00R0000 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: D1 V02S0001 arc: D2 H02E0001 arc: D3 H02W0201 arc: D4 V00B0000 arc: D5 H02E0201 arc: D6 H00R0100 arc: D7 N1_V02S0401 arc: E1_H01E0001 F1 arc: E3_H06E0103 Q2 arc: E3_H06E0203 Q4 arc: E3_H06E0303 Q6 arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: F6 F5D_SLICE arc: H01W0000 Q6 arc: M2 V00T0000 arc: M4 V00T0100 arc: M6 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: S3_V06S0203 Q4 arc: S3_V06S0303 Q6 arc: V01S0100 Q1 arc: W3_H06W0103 Q2 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111001111000000 word: SLICED.K0.INIT 1111110000110000 word: SLICED.K1.INIT 1111111111000000 word: SLICEC.K0.INIT 1111110000001100 word: SLICEC.K1.INIT 1111111100000000 word: SLICEB.K0.INIT 1111111100000000 word: SLICEB.K1.INIT 1100111111000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.A1MUX 1 .tile R53C16:PLC2 arc: E1_H02E0101 E3_H06W0103 arc: E1_H02E0201 W1_H02E0701 arc: E1_H02E0301 N1_V02S0301 arc: E1_H02E0401 V02S0401 arc: E1_H02E0601 E3_H06W0303 arc: E1_H02E0701 V02N0701 arc: E3_H06E0103 W3_H06E0003 arc: H00L0000 N1_V02S0001 arc: H00L0100 E1_H02W0301 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 E3_H06W0103 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0601 S1_V02N0301 arc: N1_V02N0701 S1_V02N0601 arc: N3_V06N0003 W3_H06E0003 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0001 N1_V01S0000 arc: S1_V02S0101 N1_V02S0101 arc: S1_V02S0201 V01N0001 arc: S1_V02S0401 W1_H02E0401 arc: S1_V02S0501 N3_V06S0303 arc: S1_V02S0601 H02E0601 arc: S1_V02S0701 E1_H01W0100 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 V02N0201 arc: V00B0100 V02S0301 arc: V00T0100 V02N0501 arc: V01S0100 N3_V06S0303 arc: W1_H02W0001 V02N0001 arc: W1_H02W0101 W3_H06E0103 arc: W1_H02W0201 H01E0001 arc: W1_H02W0301 V06S0003 arc: W1_H02W0401 E3_H06W0203 arc: W1_H02W0701 E1_H01W0100 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0203 E3_H06W0103 arc: A1 H00L0100 arc: B1 N1_V02S0301 arc: B2 N1_V02S0301 arc: B4 H02E0301 arc: B5 V01S0000 arc: B6 S1_V02N0701 arc: C1 E1_H01W0000 arc: C2 E1_H01W0000 arc: C3 N1_V01N0001 arc: C4 H02E0401 arc: C5 V02N0001 arc: C6 V02S0001 arc: CE0 H00L0000 arc: CE1 H00L0000 arc: CE2 E1_H02W0101 arc: CLK0 G_HPBX0000 arc: D0 H02W0201 arc: D1 H00R0000 arc: D2 H00R0000 arc: D3 V02S0201 arc: D4 E1_H02W0201 arc: D5 H01W0000 arc: D6 V00B0000 arc: D7 E1_H02W0001 arc: E1_H01E0001 F3 arc: E3_H06E0003 Q0 arc: E3_H06E0303 F5 arc: F0 F5A_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H00R0000 F6 arc: H01W0000 F4 arc: H01W0100 Q0 arc: M0 V00T0100 arc: M6 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0001 Q2 arc: N3_V06N0303 F5 arc: V01S0000 Q4 arc: W3_H06W0103 Q2 word: SLICEB.K0.INIT 1111001111000000 word: SLICEB.K1.INIT 0000111111110000 word: SLICEC.K0.INIT 1111001111000000 word: SLICEC.K1.INIT 0011000000111111 word: SLICED.K0.INIT 1111001100000011 word: SLICED.K1.INIT 1111111100000000 word: SLICEA.K0.INIT 0000000011111111 word: SLICEA.K1.INIT 1111011111010101 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 .tile R53C17:PLC2 arc: E1_H02E0101 N1_V02S0101 arc: E1_H02E0201 V02N0201 arc: E1_H02E0401 N1_V02S0401 arc: E1_H02E0601 N3_V06S0303 arc: E1_H02E0701 N1_V02S0701 arc: E3_H06E0003 V01N0001 arc: H00L0000 S1_V02N0001 arc: H00L0100 N1_V02S0301 arc: H00R0000 S1_V02N0401 arc: H00R0100 V02S0501 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 H02W0101 arc: N1_V02N0201 N3_V06S0103 arc: N1_V02N0301 V01N0101 arc: N1_V02N0501 W1_H02E0501 arc: N1_V02N0601 H02E0601 arc: N1_V02N0701 W3_H06E0203 arc: N3_V06N0003 H01E0001 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 S3_V06N0003 arc: S1_V02S0101 N1_V02S0001 arc: S1_V02S0201 V01N0001 arc: S1_V02S0401 E1_H02W0401 arc: S1_V02S0601 N1_V01S0000 arc: S1_V02S0701 W1_H02E0701 arc: S3_V06S0003 E3_H06W0003 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 E1_H02W0601 arc: V00B0100 N1_V02S0101 arc: V00T0100 V02N0501 arc: W1_H02W0001 V01N0001 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0401 E3_H06W0203 arc: W1_H02W0501 E1_H01W0100 arc: W1_H02W0601 S1_V02N0601 arc: W1_H02W0701 E3_H06W0203 arc: W3_H06W0003 E3_H06W0303 arc: W3_H06W0203 V01N0001 arc: A3 H02W0701 arc: A5 V02N0301 arc: A7 H02W0701 arc: B0 S1_V02N0301 arc: B1 H02E0101 arc: B3 N1_V02S0101 arc: B5 H02E0301 arc: B7 V00B0100 arc: C0 V02N0601 arc: C1 H00R0100 arc: C2 H02W0401 arc: C3 H00L0000 arc: C5 H02E0401 arc: C6 H02W0401 arc: C7 S1_V02N0001 arc: CE0 E1_H02W0101 arc: CE2 H00L0100 arc: CLK0 G_HPBX0000 arc: D0 W1_H02E0201 arc: D1 H02E0201 arc: D2 H00R0000 arc: D3 H00R0000 arc: D4 V00B0000 arc: D5 V02S0601 arc: D6 W1_H02E0001 arc: D7 W1_H02E0001 arc: E1_H01E0001 F6 arc: E1_H01E0101 F0 arc: E1_H02E0001 F2 arc: E3_H06E0103 F1 arc: E3_H06E0203 Q4 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: F6 F5D_SLICE arc: H01W0000 F1 arc: H01W0100 Q4 arc: M2 H02W0601 arc: M4 V00T0100 arc: M6 N1_V01N0101 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0101 Q1 arc: V01S0100 Q4 arc: W1_H02W0201 F0 word: SLICEA.K0.INIT 0000000000111111 word: SLICEA.K1.INIT 0000110000111111 word: SLICEC.K0.INIT 0000000011111111 word: SLICEC.K1.INIT 1111011111010101 word: SLICED.K0.INIT 1111111100001111 word: SLICED.K1.INIT 1010100000000000 word: SLICEB.K0.INIT 1111111100001111 word: SLICEB.K1.INIT 1010100000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 .tile R53C18:PLC2 arc: E1_H02E0101 V02N0101 arc: E1_H02E0201 H01E0001 arc: E1_H02E0301 E1_H01W0100 arc: E1_H02E0501 S3_V06N0303 arc: E1_H02E0701 W1_H02E0701 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0203 W1_H02E0701 arc: H00L0000 H02W0001 arc: H00L0100 H02W0301 arc: H00R0000 N1_V02S0601 arc: H00R0100 H02W0501 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0101 W1_H02E0101 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0601 H02E0601 arc: N3_V06N0003 S1_V02N0001 arc: N3_V06N0103 S1_V02N0101 arc: S1_V02S0001 H06W0003 arc: S1_V02S0101 W1_H02E0101 arc: S1_V02S0301 E3_H06W0003 arc: S1_V02S0601 E1_H02W0601 arc: S1_V02S0701 H06E0203 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0103 arc: V00B0000 N1_V02S0201 arc: V00B0100 V02S0101 arc: V00T0000 S1_V02N0401 arc: W1_H02W0001 E1_H01W0000 arc: W1_H02W0101 E1_H02W0001 arc: W1_H02W0201 N3_V06S0103 arc: W1_H02W0301 H01E0101 arc: W1_H02W0401 N3_V06S0203 arc: W1_H02W0501 V01N0101 arc: W1_H02W0601 V01N0001 arc: W1_H02W0701 N3_V06S0203 arc: A6 V02N0101 arc: A7 S1_V02N0301 arc: B2 V02S0301 arc: B3 V02N0301 arc: B4 V02N0501 arc: B5 W1_H02E0101 arc: B6 V02N0701 arc: B7 V01S0000 arc: C2 H00L0000 arc: C3 H00L0100 arc: C4 V00T0000 arc: C5 V02N0001 arc: C6 E1_H02W0401 arc: C7 H02E0401 arc: CE0 H00R0000 arc: CE2 H02W0101 arc: CE3 N1_V02S0601 arc: CLK0 G_HPBX0000 arc: D2 H02W0201 arc: D3 H02E0201 arc: D4 V00B0000 arc: D5 E1_H02W0201 arc: D6 V02N0401 arc: D7 H01W0000 arc: E1_H01E0001 F4 arc: E1_H02E0601 F6 arc: E3_H06E0303 F6 arc: F0 F5A_SLICE arc: F1 FXA_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F1 arc: H01W0100 Q7 arc: M0 V00B0100 arc: M1 H00R0100 arc: M2 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F5 arc: N1_V02N0301 Q1 arc: N1_V02N0401 F6 arc: N1_V02N0701 Q5 arc: N3_V06N0203 Q7 arc: N3_V06N0303 F6 arc: S3_V06S0203 Q7 arc: V01S0000 F6 arc: V01S0100 F4 arc: W3_H06W0203 Q7 arc: W3_H06W0303 F6 word: SLICEC.K0.INIT 0000000000111111 word: SLICEC.K1.INIT 0000110000111111 word: SLICEA.K0.INIT 1111111111111111 word: SLICEA.K1.INIT 1111111111111111 word: SLICEB.K0.INIT 1111001100000000 word: SLICEB.K1.INIT 1111000011000000 word: SLICED.K0.INIT 0001110101010101 word: SLICED.K1.INIT 1110110010100000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ .tile R53C19:PLC2 arc: E1_H02E0001 N1_V01S0000 arc: E1_H02E0201 S1_V02N0201 arc: E1_H02E0301 E1_H01W0100 arc: E1_H02E0401 V06S0203 arc: E1_H02E0501 V02N0501 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0103 W3_H06E0003 arc: E3_H06E0203 W3_H06E0203 arc: H00L0100 H02W0301 arc: H00R0000 S1_V02N0601 arc: H00R0100 V02S0501 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0101 W1_H02E0101 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0301 N3_V06S0003 arc: N1_V02N0401 H02W0401 arc: N1_V02N0501 H02E0501 arc: N1_V02N0601 S1_V02N0301 arc: N1_V02N0701 W1_H02E0701 arc: N3_V06N0103 H06E0103 arc: N3_V06N0203 H06W0203 arc: S1_V02S0101 N3_V06S0103 arc: S1_V02S0201 S3_V06N0103 arc: S1_V02S0301 N3_V06S0003 arc: S1_V02S0401 V01N0001 arc: S1_V02S0501 N3_V06S0303 arc: S1_V02S0701 E1_H02W0701 arc: S3_V06S0003 W3_H06E0003 arc: S3_V06S0103 N1_V02S0101 arc: S3_V06S0303 N1_V02S0601 arc: V00B0000 N1_V02S0001 arc: V00B0100 V02S0301 arc: W1_H02W0001 N3_V06S0003 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0201 V02N0201 arc: W1_H02W0401 E1_H02W0401 arc: W1_H02W0601 H01E0001 arc: W3_H06W0303 E1_H02W0501 arc: B0 V02N0101 arc: B1 V02N0301 arc: B2 H00R0000 arc: B3 V02N0301 arc: B6 V00B0000 arc: B7 H02E0301 arc: C0 W1_H02E0601 arc: C1 H00L0000 arc: C2 W1_H02E0601 arc: C3 H00L0100 arc: C5 V02N0001 arc: C6 W1_H02E0601 arc: C7 V00B0100 arc: CLK0 G_HPBX0000 arc: D0 N1_V02S0201 arc: D1 V02S0001 arc: D2 H02E0201 arc: D3 V02N0001 arc: D5 V02S0601 arc: D6 W1_H02E0001 arc: D7 H00R0100 arc: E1_H01E0001 F7 arc: E1_H01E0101 F2 arc: E1_H02E0101 F3 arc: E3_H06E0303 Q6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 F0 arc: H01W0000 F2 arc: H01W0100 F6 arc: LSR0 H02E0501 arc: LSR1 H02E0501 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR0 arc: MUXLSR1 LSR1 arc: MUXLSR3 LSR1 arc: N1_V01N0001 F0 arc: S1_V02S0001 Q0 arc: S1_V02S0601 F6 arc: V01S0000 F1 arc: V01S0100 Q2 arc: W1_H02W0301 F1 arc: W1_H02W0501 F5 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1111000000000000 word: SLICED.K0.INIT 1100000011001111 word: SLICED.K1.INIT 0000000000111111 word: SLICEA.K0.INIT 1100000011001111 word: SLICEA.K1.INIT 0000000011110011 word: SLICEB.K0.INIT 1100000011001111 word: SLICEB.K1.INIT 0000000011110011 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 .tile R53C20:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: E1_H02E0101 V02N0101 arc: E1_H02E0201 W1_H02E0701 arc: E1_H02E0301 N3_V06S0003 arc: E1_H02E0401 V01N0001 arc: E1_H02E0601 E1_H01W0000 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0303 V01N0101 arc: H00L0000 V02S0001 arc: H00L0100 N1_V02S0101 arc: H00R0000 V02S0401 arc: H00R0100 V02N0701 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0101 W1_H02E0101 arc: N1_V02N0201 H06E0103 arc: N1_V02N0301 H06E0003 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0501 W1_H02E0501 arc: N1_V02N0601 H02W0601 arc: N1_V02N0701 E1_H02W0701 arc: N3_V06N0003 S1_V02N0001 arc: N3_V06N0103 H06W0103 arc: N3_V06N0203 S1_V02N0701 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 H02W0001 arc: S1_V02S0101 N3_V06S0103 arc: S1_V02S0301 H02W0301 arc: S1_V02S0501 N1_V02S0401 arc: S1_V02S0601 V01N0001 arc: S1_V02S0701 N3_V06S0203 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0303 W3_H06E0303 arc: V00B0000 V02N0201 arc: V00B0100 H02E0501 arc: V00T0000 E1_H02W0201 arc: V00T0100 S1_V02N0501 arc: V01S0100 N3_V06S0303 arc: W1_H02W0001 V01N0001 arc: W1_H02W0201 W3_H06E0103 arc: W1_H02W0301 H01E0101 arc: W1_H02W0401 E1_H01W0000 arc: W1_H02W0501 V06N0303 arc: W1_H02W0601 V02N0601 arc: A1 H00L0000 arc: A3 V02S0501 arc: A6 H00R0000 arc: B1 H02E0101 arc: B2 H02E0101 arc: B3 H00R0100 arc: B4 V02N0501 arc: B5 V02N0501 arc: B6 E1_H02W0101 arc: C1 N1_V01S0100 arc: C2 N1_V01S0100 arc: C3 H00L0100 arc: C4 V00T0100 arc: C5 V00T0000 arc: C6 H01E0001 arc: CE0 H02W0101 arc: CE1 H02W0101 arc: CE2 H02W0101 arc: CE3 H02W0101 arc: CLK0 G_HPBX0000 arc: D0 V02S0001 arc: D1 V02S0201 arc: D2 V02S0201 arc: D3 V02N0001 arc: D4 E1_H02W0201 arc: D5 H01W0000 arc: D6 V02N0401 arc: E3_H06E0103 Q2 arc: E3_H06E0203 Q4 arc: F0 F5A_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F5D_SLICE arc: H01W0000 F6 arc: H01W0100 Q4 arc: M0 W1_H02E0601 arc: M4 V00B0100 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F3 arc: S3_V06S0203 Q4 arc: V01S0000 Q0 arc: W3_H06W0003 Q0 arc: W3_H06W0103 Q2 arc: W3_H06W0203 Q4 arc: W3_H06W0303 Q6 word: SLICEB.K0.INIT 1111000011111100 word: SLICEB.K1.INIT 0000000100000011 word: SLICEC.K0.INIT 1111110000110000 word: SLICEC.K1.INIT 1111111111000000 word: SLICEA.K0.INIT 1111111100000000 word: SLICEA.K1.INIT 1111101011111110 word: SLICED.K0.INIT 1100111101001111 word: SLICED.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R53C21:PLC2 arc: E1_H02E0001 N1_V02S0001 arc: E1_H02E0101 E1_H01W0100 arc: E1_H02E0301 V02S0301 arc: E1_H02E0401 N3_V06S0203 arc: E1_H02E0601 H01E0001 arc: E1_H02E0701 V02S0701 arc: H00L0100 N1_V02S0101 arc: H00R0000 H02W0401 arc: H01W0000 W3_H06E0103 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0001 W1_H02E0001 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0201 W3_H06E0103 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0401 H06E0203 arc: N1_V02N0501 S1_V02N0501 arc: N1_V02N0601 E1_H01W0000 arc: N1_V02N0701 N3_V06S0203 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 E3_H06W0103 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 E3_H06W0303 arc: S1_V02S0101 H06W0103 arc: S1_V02S0201 N3_V06S0103 arc: S1_V02S0301 N1_V02S0301 arc: S1_V02S0601 W3_H06E0303 arc: S1_V02S0701 N1_V02S0701 arc: S3_V06S0003 H06E0003 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 W3_H06E0303 arc: V00B0000 V02S0001 arc: V00B0100 S1_V02N0301 arc: V00T0100 H02W0301 arc: V01S0100 S3_V06N0303 arc: W1_H02W0001 V01N0001 arc: W1_H02W0101 N1_V02S0101 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0401 V06S0203 arc: W1_H02W0501 E1_H02W0501 arc: W1_H02W0601 S3_V06N0303 arc: W1_H02W0701 N1_V01S0100 arc: W3_H06W0003 V06S0003 arc: W3_H06W0203 E3_H06W0103 arc: W3_H06W0303 E3_H06W0303 arc: A1 V02N0501 arc: A2 H02W0501 arc: A3 V00T0000 arc: A7 V02N0101 arc: B1 H02E0101 arc: B2 E1_H02W0101 arc: B3 W1_H02E0301 arc: B5 N1_V01S0000 arc: B6 H02E0101 arc: B7 V00B0100 arc: C1 H02W0601 arc: C2 W1_H02E0401 arc: C3 S1_V02N0601 arc: C5 V02S0201 arc: C6 V00T0100 arc: C7 H02E0601 arc: CE1 H00L0100 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: D1 V00B0100 arc: D2 W1_H02E0201 arc: D3 H00R0000 arc: D5 V00B0000 arc: D6 H00R0100 arc: D7 H02E0201 arc: E1_H01E0101 F5 arc: E3_H06E0103 Q2 arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0100 F7 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F1 arc: S1_V02S0401 Q6 arc: S3_V06S0103 Q2 arc: V00T0000 Q2 arc: V01S0000 F3 arc: W3_H06W0103 Q2 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000011111100 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1110111011100000 word: SLICED.K0.INIT 0011000000000000 word: SLICED.K1.INIT 0000010000000000 word: SLICEB.K0.INIT 1110110010100000 word: SLICEB.K1.INIT 1001000000001001 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ .tile R53C22:PLC2 arc: E1_H02E0001 N3_V06S0003 arc: E1_H02E0101 E1_H01W0100 arc: E1_H02E0201 N3_V06S0103 arc: E1_H02E0301 W1_H02E0301 arc: E1_H02E0401 N1_V01S0000 arc: E1_H02E0501 W1_H02E0401 arc: E1_H02E0601 E1_H01W0000 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0203 W3_H06E0103 arc: E3_H06E0303 N3_V06S0303 arc: H00L0100 N1_V02S0301 arc: H00R0000 W1_H02E0401 arc: H00R0100 H02E0701 arc: H01W0000 W3_H06E0103 arc: N1_V02N0001 H02W0001 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0401 H02E0401 arc: N1_V02N0501 S1_V02N0501 arc: N1_V02N0601 W3_H06E0303 arc: N3_V06N0003 S1_V02N0001 arc: N3_V06N0103 E3_H06W0103 arc: N3_V06N0203 S1_V02N0401 arc: S1_V02S0101 W3_H06E0103 arc: S1_V02S0201 H06E0103 arc: S1_V02S0301 N3_V06S0003 arc: S1_V02S0501 H06E0303 arc: S1_V02S0601 H02E0601 arc: S1_V02S0701 N3_V06S0203 arc: S3_V06S0003 W3_H06E0003 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 N3_V06S0303 arc: V00B0100 H02W0501 arc: V00T0100 V02S0701 arc: V01S0000 S3_V06N0103 arc: W1_H02W0001 E1_H02W0501 arc: W1_H02W0101 H01E0101 arc: W1_H02W0201 E3_H06W0103 arc: W1_H02W0301 V06N0003 arc: W1_H02W0401 V06S0203 arc: W1_H02W0501 E1_H01W0100 arc: W1_H02W0601 V02N0601 arc: W1_H02W0701 N1_V01S0100 arc: W3_H06W0203 E3_H06W0203 arc: W3_H06W0303 E1_H02W0501 arc: B0 E1_H02W0101 arc: B4 H02E0301 arc: B5 H02E0101 arc: C0 V02S0401 arc: C1 N1_V01N0001 arc: C4 V00T0100 arc: C5 V02N0001 arc: CE0 H00L0100 arc: CE1 H00L0100 arc: CE2 H00R0000 arc: CLK0 G_HPBX0000 arc: D0 H02E0001 arc: D1 V00B0100 arc: D4 H00R0100 arc: D5 V00B0000 arc: E1_H01E0101 Q2 arc: E1_H02E0701 F5 arc: E3_H06E0103 Q2 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: H01W0100 Q4 arc: M2 W1_H02E0601 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0001 Q0 arc: N1_V02N0301 F1 arc: N3_V06N0303 F5 arc: S1_V02S0001 Q2 arc: V00B0000 F4 arc: V01S0100 F1 arc: W3_H06W0003 Q0 arc: W3_H06W0103 F1 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 1111001111000000 word: SLICEC.K1.INIT 0011000000111111 word: SLICEA.K0.INIT 1111110000000000 word: SLICEA.K1.INIT 1111000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 .tile R53C23:PLC2 arc: E1_H02E0101 V02S0101 arc: E1_H02E0201 V02N0201 arc: E1_H02E0601 N1_V02S0601 arc: E3_H06E0103 N3_V06S0103 arc: E3_H06E0203 W3_H06E0203 arc: E3_H06E0303 N3_V06S0303 arc: H00R0100 H02E0501 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0001 V01N0001 arc: N1_V02N0101 H02E0101 arc: N1_V02N0301 H01E0101 arc: N1_V02N0601 S1_V02N0601 arc: N1_V02N0701 S1_V02N0601 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0203 E3_H06W0203 arc: S1_V02S0301 H01E0101 arc: S1_V02S0401 H02E0401 arc: S1_V02S0701 N3_V06S0203 arc: S3_V06S0203 N3_V06S0103 arc: V00B0100 V02S0301 arc: V00T0000 V02N0601 arc: V00T0100 V02S0701 arc: V01S0100 N3_V06S0303 arc: W1_H02W0001 W3_H06E0003 arc: W1_H02W0101 E1_H01W0100 arc: W1_H02W0301 V02N0301 arc: W1_H02W0501 E1_H02W0501 arc: W3_H06W0003 N3_V06S0003 arc: W3_H06W0103 E3_H06W0103 arc: W3_H06W0203 E3_H06W0203 arc: W3_H06W0303 E1_H02W0501 arc: B4 V00B0100 arc: B5 H00R0000 arc: B7 V01S0000 arc: C4 H02W0601 arc: C5 V02N0201 arc: C7 E1_H02W0401 arc: CE2 H00R0100 arc: CLK0 G_HPBX0000 arc: D4 H02E0201 arc: D5 V00B0000 arc: D6 V02N0401 arc: D7 N1_V02S0401 arc: E1_H01E0001 Q0 arc: E1_H01E0101 F5 arc: E1_H02E0001 Q0 arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H00R0000 Q4 arc: H01W0000 Q6 arc: H01W0100 Q6 arc: M0 V00T0100 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N3_V06N0303 Q6 arc: V00B0000 F4 arc: V01S0000 Q6 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 1111001111000000 word: SLICEC.K1.INIT 0011000000111111 word: SLICED.K0.INIT 1111111100000000 word: SLICED.K1.INIT 1100110000001111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.A1MUX 1 .tile R53C24:PLC2 arc: E1_H02E0101 E1_H01W0100 arc: E1_H02E0201 N3_V06S0103 arc: E1_H02E0301 V02S0301 arc: E1_H02E0501 E1_H01W0100 arc: E3_H06E0203 W3_H06E0103 arc: H00L0000 H02W0201 arc: H00R0000 H02W0601 arc: H00R0100 W1_H02E0501 arc: H01W0100 W3_H06E0303 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0001 H02E0001 arc: N1_V02N0101 H01E0101 arc: N1_V02N0401 H01E0001 arc: N1_V02N0501 H01E0101 arc: N1_V02N0601 W1_H02E0601 arc: N1_V02N0701 W1_H02E0701 arc: N3_V06N0203 S1_V02N0701 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0301 W1_H02E0301 arc: S1_V02S0601 N1_V02S0301 arc: S3_V06S0003 N1_V02S0001 arc: S3_V06S0103 H06E0103 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 V02N0001 arc: V00B0100 V02S0101 arc: V00T0000 H02W0001 arc: V00T0100 H02E0101 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0501 V02N0501 arc: W1_H02W0601 N1_V01S0000 arc: W3_H06W0003 N3_V06S0003 arc: A3 E1_H02W0501 arc: B3 H00R0100 arc: C3 H00L0000 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: D2 H02E0201 arc: D3 V00B0100 arc: E1_H01E0101 Q4 arc: F2 F5B_SLICE arc: M0 H02E0601 arc: M2 V00B0000 arc: M4 V00T0100 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q6 arc: V01S0100 Q0 arc: W3_H06W0103 F2 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 1111111100000000 word: SLICEB.K1.INIT 1100110010101100 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 .tile R53C25:PLC2 arc: E1_H02E0001 N1_V01S0000 arc: E1_H02E0201 S1_V02N0201 arc: E1_H02E0501 V06S0303 arc: E3_H06E0103 N3_V06S0103 arc: H00L0100 N1_V02S0301 arc: N1_V02N0001 W3_H06E0003 arc: N1_V02N0201 H02E0201 arc: N1_V02N0301 H01E0101 arc: N3_V06N0103 H06E0103 arc: S1_V02S0401 N1_V02S0401 arc: S1_V02S0701 N3_V06S0203 arc: S3_V06S0003 H06E0003 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 V02S0001 arc: V00B0100 V02S0101 arc: V00T0000 V02S0401 arc: V00T0100 H02W0301 arc: V01S0100 N3_V06S0303 arc: W1_H02W0001 V06S0003 arc: W1_H02W0201 N1_V02S0201 arc: W1_H02W0401 W3_H06E0203 arc: W1_H02W0501 N1_V02S0501 arc: W1_H02W0601 S1_V02N0601 arc: A4 H02E0501 arc: A6 H02E0501 arc: B2 H02W0101 arc: B3 H02W0101 arc: B4 H02W0301 arc: B6 H02W0301 arc: B7 H02E0101 arc: C2 N1_V02S0601 arc: C3 N1_V02S0601 arc: C4 V00T0000 arc: C5 V02N0201 arc: C6 V00T0000 arc: C7 V00T0100 arc: CLK0 G_HPBX0000 arc: D0 H00R0000 arc: D1 H00R0000 arc: D2 V02S0201 arc: D3 V02S0201 arc: D4 H00R0100 arc: D5 V00B0000 arc: D6 H00R0100 arc: D7 V02S0401 arc: E1_H01E0001 F7 arc: E1_H01E0101 F6 arc: F0 F5A_SLICE arc: F1 FXA_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0000 F4 arc: H00R0100 F5 arc: H01W0100 Q1 arc: LSR1 H02E0301 arc: M0 V00B0100 arc: M1 H00L0100 arc: M2 V00B0100 arc: MUXCLK0 CLK0 arc: MUXLSR0 LSR1 arc: N1_V01N0001 F5 arc: N1_V02N0701 F7 arc: V01S0000 F5 word: SLICED.K0.INIT 1100110011001000 word: SLICED.K1.INIT 0000000000000011 word: SLICEC.K0.INIT 0101010101011011 word: SLICEC.K1.INIT 0000111100000000 word: SLICEA.K0.INIT 0000000011111111 word: SLICEA.K1.INIT 0000000011111111 word: SLICEB.K0.INIT 1100001111001100 word: SLICEB.K1.INIT 1100110000111100 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 .tile R53C26:PLC2 arc: E1_H01E0101 W3_H06E0203 arc: E1_H02E0201 N3_V06S0103 arc: E1_H02E0401 E1_H01W0000 arc: E1_H02E0601 V06S0303 arc: E1_H02E0701 V06S0203 arc: E3_H06E0203 N3_V06S0203 arc: H00L0000 N1_V02S0001 arc: N1_V02N0101 W3_H06E0103 arc: N1_V02N0201 H02E0201 arc: N1_V02N0301 N1_V01S0100 arc: N1_V02N0401 H01E0001 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S1_V02N0401 arc: S1_V02S0001 W3_H06E0003 arc: S1_V02S0501 H02E0501 arc: S1_V02S0601 N1_V02S0601 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0203 H06E0203 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 V02S0001 arc: V00B0100 H02W0701 arc: V00T0000 N1_V02S0401 arc: V00T0100 N1_V02S0501 arc: W1_H02W0101 N1_V01S0100 arc: W1_H02W0501 W3_H06E0303 arc: B4 N1_V01S0000 arc: B5 N1_V01S0000 arc: B6 N1_V01S0000 arc: B7 N1_V01S0000 arc: C4 V00T0000 arc: C5 V00T0000 arc: C6 V00T0000 arc: C7 V00T0000 arc: CLK0 G_HPBX0000 arc: D0 H01E0101 arc: D1 H01E0101 arc: D2 H01E0101 arc: D3 H01E0101 arc: D4 V00B0000 arc: D5 V00B0000 arc: D6 V00B0000 arc: D7 V00B0000 arc: F0 F5A_SLICE arc: F1 FXA_SLICE arc: F2 F5B_SLICE arc: F3 FXB_SLICE arc: F4 F5C_SLICE arc: F5 FXC_SLICE arc: F6 F5D_SLICE arc: LSR1 V00B0100 arc: M0 V00T0100 arc: M1 H02E0001 arc: M2 V00T0100 arc: M3 H00L0000 arc: M4 V00T0100 arc: M5 H02E0001 arc: M6 V00T0100 arc: MUXCLK1 CLK0 arc: MUXLSR1 LSR1 arc: W1_H02W0301 Q3 word: SLICEA.K0.INIT 1111111100000000 word: SLICEA.K1.INIT 1111111100000000 word: SLICEB.K0.INIT 1111111100000000 word: SLICEB.K1.INIT 1111111100000000 word: SLICEC.K0.INIT 0000000011000000 word: SLICEC.K1.INIT 1111111100111111 word: SLICED.K0.INIT 0000001100000000 word: SLICED.K1.INIT 1111110011111111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 .tile R53C27:PLC2 arc: E1_H02E0201 S1_V02N0201 arc: E1_H02E0401 E1_H01W0000 arc: H00R0000 V02N0401 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0001 N3_V06S0003 arc: N1_V02N0101 W3_H06E0103 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0501 N3_V06S0303 arc: N3_V06N0003 S1_V02N0001 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0201 V01N0001 arc: S3_V06S0103 H01E0101 arc: V00T0000 H02E0201 arc: W1_H02W0701 S3_V06N0203 arc: CE0 V02N0201 arc: CE1 H00R0000 arc: CE2 V02N0601 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: E3_H06E0103 Q2 arc: E3_H06E0303 Q6 arc: H01W0000 Q0 arc: M0 H02E0601 arc: M2 V00B0000 arc: M4 V00T0000 arc: M6 H02E0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V02N0601 Q6 arc: N3_V06N0103 Q2 arc: V00B0000 Q4 arc: W3_H06W0103 Q2 arc: W3_H06W0303 Q6 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R53C28:PLC2 arc: E1_H02E0101 V02N0101 arc: E1_H02E0201 V01N0001 arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0701 W3_H06E0203 arc: E3_H06E0303 W3_H06E0303 arc: H00R0100 N1_V02S0501 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0501 N3_V06S0303 arc: S1_V02S0201 N1_V02S0701 arc: S1_V02S0301 N3_V06S0003 arc: S1_V02S0401 N1_V02S0401 arc: S1_V02S0601 N1_V02S0601 arc: S1_V02S0701 N3_V06S0203 arc: S3_V06S0003 W3_H06E0003 arc: V00B0000 V02N0201 arc: V00B0100 W1_H02E0701 arc: V01S0000 N3_V06S0103 arc: CE0 S1_V02N0201 arc: CE1 H00R0100 arc: CE2 H00R0100 arc: CE3 S1_V02N0601 arc: CLK0 G_HPBX0000 arc: E1_H01E0101 Q4 arc: E1_H02E0001 Q2 arc: E1_H02E0601 Q4 arc: E3_H06E0103 Q2 arc: E3_H06E0203 Q4 arc: H01W0000 Q6 arc: M0 V00B0100 arc: M2 V00T0000 arc: M4 H02W0401 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V02N0001 Q2 arc: N1_V02N0601 Q4 arc: N3_V06N0203 Q4 arc: V00T0000 Q0 arc: W3_H06W0103 Q2 arc: W3_H06W0203 Q4 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R53C29:PLC2 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0101 V06N0103 arc: E1_H02E0301 H01E0101 arc: E1_H02E0401 E1_H01W0000 arc: E1_H02E0701 E1_H01W0100 arc: E3_H06E0203 W3_H06E0103 arc: E3_H06E0303 N3_V06S0303 arc: H00L0000 W1_H02E0201 arc: H00R0100 N1_V02S0701 arc: N1_V02N0101 V01N0101 arc: N3_V06N0303 S1_V02N0601 arc: S1_V02S0301 N3_V06S0003 arc: S1_V02S0401 N3_V06S0203 arc: S1_V02S0501 N1_V02S0401 arc: S1_V02S0601 N1_V02S0301 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 W3_H06E0303 arc: V00B0000 E1_H02W0401 arc: V00B0100 V02N0301 arc: V00T0000 H02E0201 arc: W1_H02W0401 V02N0401 arc: A0 H02E0701 arc: A1 E1_H02W0701 arc: B0 V02S0101 arc: B1 V00B0000 arc: C0 H00L0000 arc: C1 V02N0601 arc: CE1 H00R0100 arc: CE2 H00R0100 arc: CE3 H02E0101 arc: CLK0 G_HPBX0000 arc: D0 V02S0201 arc: D1 V00B0100 arc: E1_H01E0101 Q2 arc: E1_H02E0601 Q4 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: M2 N1_V01N0001 arc: M4 W1_H02E0401 arc: M6 V00T0000 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q6 arc: N1_V02N0201 Q2 arc: N1_V02N0301 F1 arc: N1_V02N0601 Q4 arc: N3_V06N0003 F0 arc: N3_V06N0103 Q2 arc: N3_V06N0203 Q4 arc: W3_H06W0103 Q2 arc: W3_H06W0203 Q4 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000100000000 word: SLICEA.K1.INIT 1000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ .tile R53C2:PLC2 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0101 V02N0101 arc: E1_H02E0401 S1_V02N0401 arc: H00R0100 V02S0701 arc: S1_V02S0301 E1_H01W0100 arc: CE1 H00R0100 arc: CLK0 G_HPBX0000 arc: E1_H01E0101 Q2 arc: E1_H02E0201 Q2 arc: M2 H02E0601 arc: MUXCLK1 CLK0 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R53C30:PLC2 arc: E1_H02E0301 H01E0101 arc: E1_H02E0501 W1_H02E0401 arc: E1_H02E0601 W1_H02E0601 arc: E3_H06E0203 N3_V06S0203 arc: H00L0000 V02S0201 arc: H00L0100 V02S0301 arc: H00R0000 S1_V02N0401 arc: H00R0100 V02S0501 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0501 N3_V06S0303 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 H06E0303 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0201 H06E0103 arc: S1_V02S0501 H06E0303 arc: S1_V02S0601 H06E0303 arc: S1_V02S0701 N3_V06S0203 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 W3_H06E0203 arc: V00B0000 S1_V02N0201 arc: V00T0000 V02N0401 arc: V00T0100 V02N0501 arc: V01S0000 N3_V06S0103 arc: W1_H02W0201 S3_V06N0103 arc: A1 E1_H01E0001 arc: A3 V02S0701 arc: A6 H02E0701 arc: A7 N1_V01S0100 arc: B1 V01N0001 arc: B2 H00R0100 arc: B3 H00L0000 arc: B6 N1_V01S0000 arc: B7 H02E0301 arc: C1 V02N0401 arc: C2 N1_V01N0001 arc: C3 H02E0401 arc: C6 V00T0000 arc: C7 E1_H02W0601 arc: CE2 H00L0100 arc: CLK0 G_HPBX0000 arc: D1 H00R0000 arc: D2 E1_H02W0201 arc: D3 V00B0100 arc: D6 V00B0000 arc: D7 V00B0000 arc: E1_H01E0001 Q4 arc: E1_H01E0101 F2 arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F1 arc: H01W0100 Q4 arc: M4 V00T0100 arc: MUXCLK2 CLK0 arc: N1_V01N0001 F3 arc: S1_V02S0401 F6 arc: V00B0100 F7 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1000110000100011 word: SLICEB.K0.INIT 1100000000000000 word: SLICEB.K1.INIT 1001000000000000 word: SLICED.K0.INIT 1111010100110001 word: SLICED.K1.INIT 1000101011001111 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ .tile R53C31:PLC2 arc: E1_H02E0301 V02S0301 arc: E1_H02E0501 V02S0501 arc: H00L0000 V02S0201 arc: H00R0100 H02E0501 arc: N1_V02N0101 W1_H02E0101 arc: N1_V02N0601 W1_H02E0601 arc: N3_V06N0103 H06E0103 arc: N3_V06N0203 H06E0203 arc: S1_V02S0101 N1_V02S0001 arc: S1_V02S0201 H06E0103 arc: S1_V02S0501 N1_V02S0401 arc: S1_V02S0601 H06E0303 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 W3_H06E0103 arc: S3_V06S0303 H06E0303 arc: V00B0000 V02S0201 arc: V00B0100 V02N0101 arc: W1_H02W0701 H01E0101 arc: A1 H00L0000 arc: A3 V02N0501 arc: A4 E1_H01W0000 arc: A5 E1_H01W0000 arc: A7 N1_V01S0100 arc: B1 E1_H01W0100 arc: B2 V02S0101 arc: B3 H00R0100 arc: B4 H02E0301 arc: B5 H02E0301 arc: B7 V00B0000 arc: C1 H02E0601 arc: C2 H02W0401 arc: C3 H00L0100 arc: C4 S1_V02N0001 arc: C5 V02N0001 arc: C7 W1_H02E0601 arc: D1 W1_H02E0001 arc: D2 V00T0100 arc: D3 N1_V01S0000 arc: D4 H02W0001 arc: D5 H00R0100 arc: D7 W1_H02E0001 arc: E1_H01E0001 F4 arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H00L0100 F1 arc: M6 V00B0100 arc: S1_V02S0001 F2 arc: S1_V02S0701 F5 arc: V00T0100 F3 arc: W1_H02W0401 F6 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1100111101000101 word: SLICEC.K0.INIT 1101110100001101 word: SLICEC.K1.INIT 1011000010111011 word: SLICEB.K0.INIT 1100001100000000 word: SLICEB.K1.INIT 1101000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1100010011110101 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 .tile R53C32:PLC2 arc: H00L0100 H02E0301 arc: S1_V02S0701 W3_H06E0203 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 H06E0203 arc: V00B0100 H02E0501 arc: V00T0000 N1_V02S0401 arc: V00T0100 V02S0501 arc: W1_H02W0001 V02N0001 arc: W1_H02W0201 H01E0001 arc: W1_H02W0401 E1_H02W0401 arc: CE1 H00L0100 arc: CE2 H00L0100 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: H01W0000 Q4 arc: H01W0100 Q6 arc: M2 V00T0100 arc: M4 V00B0100 arc: M6 V00T0000 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: V01S0000 Q2 arc: V01S0100 Q2 arc: W1_H02W0601 Q6 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R53C33:PLC2 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 H06E0203 arc: S3_V06S0303 E1_H01W0100 arc: V01S0000 N3_V06S0103 .tile R53C34:PLC2 arc: H01W0100 W3_H06E0303 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0303 N3_V06S0203 arc: W1_H02W0401 S1_V02N0401 .tile R53C35:PLC2 arc: S3_V06S0303 W3_H06E0303 .tile R53C3:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0001 S3_V06N0003 arc: E1_H02E0101 E3_H06W0103 arc: E1_H02E0201 V01N0001 arc: E1_H02E0501 H01E0101 arc: E1_H02E0701 V02S0701 arc: H00R0000 S1_V02N0601 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0501 S3_V06N0303 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0501 V01N0101 arc: S1_V02S0601 V01N0001 arc: V00B0000 V02S0001 arc: V00B0100 S1_V02N0101 arc: V00T0000 N1_V02S0601 arc: A3 V00B0000 arc: A4 N1_V02S0301 arc: A5 N1_V01N0101 arc: A7 N1_V01S0100 arc: B3 H02W0101 arc: B4 H02E0101 arc: B5 F3 arc: B7 S1_V02N0501 arc: C3 W1_H02E0401 arc: C4 E1_H01E0101 arc: C5 V00B0100 arc: C7 E1_H02W0601 arc: CE0 H00R0000 arc: CLK0 G_HPBX0000 arc: D3 E1_H02W0201 arc: D4 V01N0001 arc: D5 H02E0001 arc: D7 H02E0001 arc: E1_H01E0101 F5 arc: E3_H06E0203 Q4 arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H01W0100 Q0 arc: M0 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0001 F7 arc: V01S0100 Q0 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0001001101011111 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0001010100111111 word: SLICEC.K0.INIT 1010111000001100 word: SLICEC.K1.INIT 0100000011000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ .tile R53C4:PLC2 arc: E1_H02E0101 V02N0101 arc: E1_H02E0301 V02S0301 arc: E1_H02E0501 W1_H02E0401 arc: E1_H02E0601 V02N0601 arc: E3_H06E0303 V01N0101 arc: H00L0000 V02S0201 arc: H00R0000 S1_V02N0601 arc: H00R0100 E1_H02W0701 arc: N1_V02N0301 V01N0101 arc: N1_V02N0501 E3_H06W0303 arc: N1_V02N0601 H01E0001 arc: S1_V02S0001 H02E0001 arc: S1_V02S0101 N1_V01S0100 arc: S1_V02S0201 W1_H02E0201 arc: S1_V02S0301 E1_H02W0301 arc: V00B0000 V02N0201 arc: V00B0100 E1_H02W0701 arc: V00T0000 N1_V02S0401 arc: W1_H02W0101 E1_H02W0101 arc: A0 H00L0000 arc: A1 H02E0701 arc: A3 V00T0000 arc: A5 H02E0501 arc: A6 E1_H01W0000 arc: B0 V02N0101 arc: B1 F3 arc: B3 V02N0301 arc: B5 H00R0000 arc: B6 S1_V02N0501 arc: B7 N1_V01S0000 arc: C0 H00L0100 arc: C1 V02N0401 arc: C3 H00R0100 arc: C5 V00B0100 arc: C6 E1_H01E0101 arc: C7 V02N0001 arc: CLK0 G_HPBX0000 arc: D0 H02E0201 arc: D1 W1_H02E0001 arc: D3 H02W0201 arc: D5 H02W0201 arc: D6 V00B0000 arc: D7 V01N0001 arc: E1_H01E0101 F7 arc: E1_H02E0401 F6 arc: E3_H06E0003 Q0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 F1 arc: MUXCLK0 CLK0 arc: N1_V01N0101 F5 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0001010100111111 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0001010100111111 word: SLICED.K0.INIT 1000000000000000 word: SLICED.K1.INIT 1100001100000000 word: SLICEA.K0.INIT 1010111000001100 word: SLICEA.K1.INIT 0100000011000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ .tile R53C5:PLC2 arc: E1_H02E0301 V02N0301 arc: E1_H02E0501 E3_H06W0303 arc: E3_H06E0203 N3_V06S0203 arc: H00L0000 V02N0001 arc: H00R0000 H02W0401 arc: H00R0100 S1_V02N0501 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0601 E1_H02W0601 arc: N3_V06N0003 S3_V06N0003 arc: S1_V02S0501 E1_H01W0100 arc: V00B0000 V02S0001 arc: V00B0100 E1_H02W0701 arc: V00T0100 N1_V02S0501 arc: W1_H02W0201 E1_H02W0701 arc: W1_H02W0601 S1_V02N0601 arc: A1 H02E0501 arc: A2 V01N0101 arc: A3 V00B0000 arc: A6 N1_V01N0101 arc: A7 N1_V02S0301 arc: B0 V02N0101 arc: B1 H02E0301 arc: B2 H00R0000 arc: B3 H00L0000 arc: B6 H02E0101 arc: B7 F3 arc: C0 H00L0100 arc: C1 V02N0401 arc: C2 N1_V01S0100 arc: C3 H00R0100 arc: C6 E1_H01E0101 arc: C7 H02E0601 arc: CE2 W1_H02E0101 arc: CLK0 G_HPBX0000 arc: D0 E1_H02W0201 arc: D1 H02W0001 arc: D2 V02N0201 arc: D3 V00B0100 arc: D6 V02N0601 arc: D7 H02W0001 arc: E1_H01E0101 F7 arc: E3_H06E0303 Q6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 F1 arc: H01W0000 F2 arc: M4 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q4 arc: S3_V06S0003 Q0 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 1001000000001001 word: SLICEB.K1.INIT 0001010100111111 word: SLICEA.K0.INIT 0000110011111111 word: SLICEA.K1.INIT 0100000011000000 word: SLICED.K0.INIT 1010111000001100 word: SLICED.K1.INIT 0100000011000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ .tile R53C6:PLC2 arc: E1_H02E0101 V02N0101 arc: E1_H02E0301 S3_V06N0003 arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0601 E3_H06W0303 arc: E3_H06E0303 N3_V06S0303 arc: H00L0000 V02S0001 arc: H00R0000 V02S0601 arc: N1_V02N0001 H06W0003 arc: N1_V02N0201 N1_V01S0000 arc: N1_V02N0301 H02W0301 arc: N1_V02N0501 H06W0303 arc: N1_V02N0601 N1_V01S0000 arc: N1_V02N0701 H06W0203 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 E3_H06W0203 arc: N3_V06N0303 E3_H06W0303 arc: S3_V06S0003 E3_H06W0003 arc: V00B0000 V02N0201 arc: V00B0100 H02W0501 arc: V00T0100 V02N0501 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0101 V01N0101 arc: W1_H02W0301 S3_V06N0003 arc: W1_H02W0701 S1_V02N0701 arc: A6 V00T0100 arc: A7 H00L0000 arc: B6 V02S0501 arc: B7 E1_H02W0101 arc: C6 W1_H02E0401 arc: C7 F6 arc: CE0 S1_V02N0201 arc: CE1 H00R0000 arc: CE2 V02S0601 arc: CLK0 G_HPBX0000 arc: D6 E1_H01W0100 arc: D7 V02N0601 arc: E1_H01E0001 Q2 arc: E1_H01E0101 F7 arc: E1_H02E0201 Q2 arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0100 F6 arc: M0 V00B0000 arc: M2 V00B0000 arc: M4 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0001 F6 arc: N1_V01N0101 F6 arc: S3_V06S0203 Q4 arc: V01S0100 Q0 arc: W1_H02W0401 Q4 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0110111111111111 word: SLICED.K1.INIT 0000010000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ .tile R53C7:PLC2 arc: E1_H02E0001 W1_H02E0501 arc: E1_H02E0601 V06N0303 arc: H00R0000 H02W0601 arc: H00R0100 V02N0701 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0201 H02W0201 arc: N1_V02N0301 H02E0301 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0501 S1_V02N0501 arc: N1_V02N0601 H06E0303 arc: N1_V02N0701 H01E0101 arc: N3_V06N0303 H06W0303 arc: S1_V02S0001 V01N0001 arc: S1_V02S0301 E1_H02W0301 arc: S1_V02S0701 H01E0101 arc: S3_V06S0203 N3_V06S0203 arc: V00B0000 S1_V02N0201 arc: V00B0100 E1_H02W0501 arc: V00T0100 S1_V02N0701 arc: W1_H02W0101 V06N0103 arc: W1_H02W0201 E1_H01W0000 arc: W1_H02W0301 E1_H02W0201 arc: W1_H02W0501 V06N0303 arc: W1_H02W0601 E1_H02W0301 arc: A1 E1_H02W0701 arc: A2 H01E0001 arc: A3 V01N0101 arc: A4 V02N0301 arc: A7 V02S0101 arc: B0 H02E0101 arc: B1 H02W0301 arc: B2 W1_H02E0301 arc: B3 E1_H01W0100 arc: B4 H00R0000 arc: B5 V02S0501 arc: B7 V02N0501 arc: C0 N1_V01N0001 arc: C1 V02N0401 arc: C2 H00L0100 arc: C3 H00R0100 arc: C4 V00T0100 arc: C5 V00B0100 arc: C7 H02E0401 arc: CLK0 G_HPBX0000 arc: D0 V01S0100 arc: D1 V02N0001 arc: D2 H02W0001 arc: D3 S1_V02N0001 arc: D4 H01W0000 arc: D5 V00B0000 arc: D7 E1_H02W0001 arc: E1_H01E0101 F4 arc: E1_H02E0201 Q0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H00L0100 F3 arc: H01W0000 F5 arc: H01W0100 F2 arc: MUXCLK0 CLK0 arc: N1_V01N0001 F1 arc: S1_V02S0501 F5 arc: V01S0100 F7 arc: W1_H02W0701 F5 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0100010111001111 word: SLICEA.K0.INIT 0000110011111111 word: SLICEA.K1.INIT 0100000011000000 word: SLICEB.K0.INIT 1001000000000000 word: SLICEB.K1.INIT 1001100100001001 word: SLICEC.K0.INIT 0001001101011111 word: SLICEC.K1.INIT 0011000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 .tile R53C8:PLC2 arc: E1_H02E0001 V06S0003 arc: E1_H02E0301 W1_H02E0201 arc: E1_H02E0601 N1_V01S0000 arc: E1_H02E0701 V02S0701 arc: E3_H06E0103 N3_V06S0103 arc: E3_H06E0203 N3_V06S0203 arc: E3_H06E0303 N3_V06S0303 arc: H00L0100 S1_V02N0101 arc: H00R0000 V02S0401 arc: H00R0100 V02N0701 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0201 N3_V06S0103 arc: N1_V02N0301 N3_V06S0003 arc: N1_V02N0401 H02W0401 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0601 W1_H02E0601 arc: N1_V02N0701 N3_V06S0203 arc: N3_V06N0103 E3_H06W0103 arc: N3_V06N0203 E1_H01W0000 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0601 H02W0601 arc: S3_V06S0003 N1_V01S0000 arc: S3_V06S0203 H06E0203 arc: V00B0100 E1_H02W0701 arc: V00T0100 V02S0701 arc: V01S0100 S3_V06N0303 arc: W1_H02W0001 V01N0001 arc: W1_H02W0101 V01N0101 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0301 H01E0101 arc: A1 E1_H01E0001 arc: B1 V02S0101 arc: C1 H00L0100 arc: CE1 H00R0100 arc: CE2 H00R0000 arc: CE3 H02W0101 arc: CLK0 G_HPBX0000 arc: D1 H02W0001 arc: E1_H01E0001 Q2 arc: E1_H01E0101 Q6 arc: F1 F1_SLICE arc: H01W0000 F1 arc: H01W0100 Q4 arc: M2 V00B0100 arc: M4 V00T0100 arc: M6 V00T0100 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: S3_V06S0303 Q6 arc: W1_H02W0601 Q4 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0001010100111111 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 .tile R53C9:PLC2 arc: E1_H02E0001 V02N0001 arc: E1_H02E0201 V02S0201 arc: E1_H02E0301 V02S0301 arc: E1_H02E0401 E1_H01W0000 arc: E1_H02E0501 V01N0101 arc: E1_H02E0701 W3_H06E0203 arc: E3_H06E0103 W1_H02E0201 arc: H00R0000 V02N0401 arc: H00R0100 V02N0701 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0201 N1_V01S0000 arc: N1_V02N0301 N3_V06S0003 arc: N1_V02N0401 E3_H06W0203 arc: N1_V02N0601 S3_V06N0303 arc: N3_V06N0003 S1_V02N0301 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 H02W0001 arc: S1_V02S0301 H02E0301 arc: S1_V02S0401 N1_V01S0000 arc: S1_V02S0601 H06E0303 arc: S3_V06S0303 H06E0303 arc: V00B0000 W1_H02E0601 arc: V00B0100 H02E0701 arc: V00T0000 W1_H02E0001 arc: V00T0100 V02S0501 arc: W1_H02W0001 V02N0001 arc: W1_H02W0101 S3_V06N0103 arc: W1_H02W0301 S3_V06N0003 arc: W1_H02W0401 E1_H02W0101 arc: W1_H02W0501 S1_V02N0501 arc: W1_H02W0601 S3_V06N0303 arc: W1_H02W0701 H01E0101 arc: W3_H06W0003 E3_H06W0303 arc: W3_H06W0103 V01N0101 arc: W3_H06W0203 E3_H06W0103 arc: W3_H06W0303 E3_H06W0203 arc: B1 V02S0301 arc: B3 H01W0100 arc: C1 H02E0601 arc: C3 H02W0601 arc: CE0 V02N0201 arc: CE1 H00R0000 arc: CE2 H00R0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: D1 V00T0100 arc: D2 E1_H02W0001 arc: D3 V01S0100 arc: E1_H01E0001 Q6 arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: H01W0000 Q2 arc: H01W0100 Q1 arc: M2 V00T0000 arc: M4 V00B0100 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q4 arc: N3_V06N0103 Q2 arc: V01S0100 F1 arc: W1_H02W0201 Q2 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111110000110000 word: SLICEB.K0.INIT 1111111100000000 word: SLICEB.K1.INIT 1100111111000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.A1MUX 1 .tile R54C10:PLC2 arc: E1_H02E0001 H01E0001 arc: E1_H02E0301 W1_H02E0201 arc: E1_H02E0601 E1_H01W0000 arc: H00L0100 V02N0101 arc: H00R0000 H02W0401 arc: H00R0100 H02E0701 arc: N1_V02N0101 H06W0103 arc: N1_V02N0201 W1_H02E0201 arc: N1_V02N0601 E1_H02W0601 arc: N1_V02N0701 S1_V02N0601 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0101 H02W0101 arc: S1_V02S0201 H06W0103 arc: S1_V02S0301 H02W0301 arc: S1_V02S0401 E1_H01W0000 arc: S1_V02S0501 H02W0501 arc: S1_V02S0601 E1_H02W0601 arc: S1_V02S0701 H02W0701 arc: S3_V06S0103 H06W0103 arc: S3_V06S0203 N1_V02S0701 arc: V00B0000 V02S0201 arc: V00B0100 V02N0301 arc: V00T0000 E1_H02W0001 arc: V00T0100 W1_H02E0301 arc: W1_H02W0001 N1_V02S0001 arc: W1_H02W0201 V01N0001 arc: W1_H02W0301 N1_V02S0301 arc: W1_H02W0501 E1_H02W0501 arc: W1_H02W0601 N1_V02S0601 arc: B5 S1_V02N0701 arc: B6 V02S0701 arc: C1 H00L0000 arc: C5 V00T0000 arc: C6 V00B0100 arc: CE1 H00R0100 arc: CE2 H00R0000 arc: CLK0 G_HPBX0000 arc: D1 H02E0001 arc: D4 H02W0001 arc: D5 V02N0601 arc: D6 H02W0201 arc: D7 H00L0100 arc: E3_H06E0103 Q1 arc: E3_H06E0203 Q4 arc: E3_H06E0303 Q6 arc: F1 F1_SLICE arc: F4 F5C_SLICE arc: F6 F5D_SLICE arc: H00L0000 Q2 arc: M2 V00B0000 arc: M4 H02E0401 arc: M6 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N3_V06N0203 Q4 arc: W3_H06W0203 Q4 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111000000000000 word: SLICED.K0.INIT 1111110000001100 word: SLICED.K1.INIT 1111111100000000 word: SLICEC.K0.INIT 1111111100000000 word: SLICEC.K1.INIT 1100111111000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.A1MUX 1 .tile R54C11:PLC2 arc: E1_H01E0101 E3_H06W0203 arc: E1_H02E0001 V06S0003 arc: E1_H02E0101 N1_V01S0100 arc: E1_H02E0201 S3_V06N0103 arc: E1_H02E0301 N1_V01S0100 arc: E1_H02E0401 E3_H06W0203 arc: E1_H02E0501 W1_H02E0401 arc: E3_H06E0003 V06S0003 arc: H00L0100 H02E0301 arc: H00R0000 S1_V02N0601 arc: H00R0100 V02N0501 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0501 H06E0303 arc: N1_V02N0601 E1_H01W0000 arc: N1_V02N0701 E3_H06W0203 arc: N3_V06N0003 H06W0003 arc: N3_V06N0103 S1_V02N0101 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 E3_H06W0303 arc: S1_V02S0101 E1_H01W0100 arc: S1_V02S0201 W1_H02E0201 arc: S1_V02S0401 V01N0001 arc: S1_V02S0501 N3_V06S0303 arc: S3_V06S0003 E3_H06W0003 arc: S3_V06S0103 N1_V01S0100 arc: S3_V06S0303 E1_H01W0100 arc: V00B0000 W1_H02E0401 arc: V00B0100 H02W0701 arc: V00T0100 H02W0301 arc: V01S0000 N3_V06S0103 arc: W1_H02W0001 N3_V06S0003 arc: W1_H02W0101 N1_V02S0101 arc: W1_H02W0201 N1_V02S0201 arc: W1_H02W0301 S3_V06N0003 arc: W1_H02W0401 E3_H06W0203 arc: W1_H02W0501 N1_V01S0100 arc: W1_H02W0601 V06S0303 arc: A6 V02S0101 arc: B1 H01W0100 arc: B3 W1_H02E0301 arc: B4 V02S0501 arc: B6 V00B0100 arc: B7 N1_V01S0000 arc: C1 E1_H02W0601 arc: C3 N1_V02S0401 arc: C4 S1_V02N0001 arc: C6 H02E0601 arc: C7 W1_H02E0601 arc: CE0 H02W0101 arc: CE1 H00L0100 arc: CE3 E1_H02W0101 arc: CLK0 G_HPBX0000 arc: D0 E1_H02W0001 arc: D1 V01S0100 arc: D3 H00R0000 arc: D4 N1_V02S0401 arc: D5 S1_V02N0601 arc: D6 V02N0401 arc: D7 H00R0100 arc: E3_H06E0203 Q4 arc: E3_H06E0303 F6 arc: F0 F5A_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F7 arc: H01W0100 Q3 arc: M0 V00B0000 arc: M4 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q6 arc: N1_V02N0201 Q0 arc: S3_V06S0203 F7 arc: V01S0100 F3 arc: W1_H02W0701 Q7 arc: W3_H06W0203 F7 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1111110000110000 word: SLICED.K0.INIT 0000111111101010 word: SLICED.K1.INIT 1111001111000000 word: SLICEC.K0.INIT 1111110000001100 word: SLICEC.K1.INIT 1111111100000000 word: SLICEA.K0.INIT 1111111100000000 word: SLICEA.K1.INIT 1100111111000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.A1MUX 1 .tile R54C12:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0001 E1_H01W0000 arc: E1_H02E0401 N1_V02S0401 arc: E1_H02E0501 V02N0501 arc: E1_H02E0601 E1_H01W0000 arc: E3_H06E0203 N3_V06S0203 arc: E3_H06E0303 N3_V06S0303 arc: H00L0100 N1_V02S0101 arc: H00R0000 H02E0401 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0001 E3_H06W0003 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0201 H02E0201 arc: N1_V02N0301 E3_H06W0003 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0601 E1_H01W0000 arc: N1_V02N0701 E1_H02W0701 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0303 E3_H06W0303 arc: S1_V02S0101 H02E0101 arc: S1_V02S0201 N1_V01S0000 arc: S1_V02S0501 N3_V06S0303 arc: S1_V02S0601 N1_V02S0601 arc: S1_V02S0701 H06E0203 arc: S3_V06S0003 N1_V01S0000 arc: S3_V06S0103 H06E0103 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N1_V02S0601 arc: V00B0100 H02E0501 arc: V00T0000 H02E0201 arc: W1_H02W0001 E3_H06W0003 arc: W1_H02W0101 H01E0101 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0501 N1_V01S0100 arc: W1_H02W0601 E1_H01W0000 arc: W1_H02W0701 N1_V02S0701 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0303 N3_V06S0303 arc: A0 H02W0501 arc: B0 S1_V02N0101 arc: B5 V01S0000 arc: B7 H02W0301 arc: C0 E1_H02W0401 arc: C5 H02W0601 arc: C7 V02S0201 arc: CE2 H00R0000 arc: CE3 E1_H02W0101 arc: CLK0 G_HPBX0000 arc: D0 E1_H02W0201 arc: D4 H00L0100 arc: D5 H00R0100 arc: D7 V02N0601 arc: E1_H01E0101 F1 arc: E1_H02E0101 F1 arc: E3_H06E0103 F1 arc: F0 F5A_SLICE arc: F1 FXA_SLICE arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: F7 F7_SLICE arc: H00R0100 F7 arc: H01W0000 F1 arc: H01W0100 F1 arc: M0 V00T0000 arc: M1 W1_H02E0001 arc: M2 V00T0000 arc: M4 V00B0100 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N3_V06N0103 F1 arc: N3_V06N0203 Q4 arc: V01S0000 Q7 arc: V01S0100 F1 arc: W3_H06W0103 F1 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1111110000110000 word: SLICEC.K0.INIT 1111111100000000 word: SLICEC.K1.INIT 1100111111000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0011001100110111 word: SLICEA.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R54C13:PLC2 arc: E1_H02E0101 H01E0101 arc: E1_H02E0301 W1_H02E0301 arc: H00L0000 N1_V02S0001 arc: H00R0000 H02E0601 arc: H00R0100 V02S0701 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0001 H01E0001 arc: N1_V02N0101 H01E0101 arc: N1_V02N0201 W1_H02E0201 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0501 N1_V01S0100 arc: N1_V02N0601 H02E0601 arc: N1_V02N0701 H01E0101 arc: N3_V06N0003 E3_H06W0003 arc: N3_V06N0303 H06W0303 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0101 W1_H02E0101 arc: S1_V02S0201 N1_V02S0201 arc: S1_V02S0301 V01N0101 arc: V00B0100 H02W0501 arc: V00T0000 E1_H02W0201 arc: W1_H02W0001 E1_H02W0001 arc: W1_H02W0101 H01E0101 arc: W1_H02W0301 E1_H02W0301 arc: W1_H02W0501 V02N0501 arc: W1_H02W0601 H01E0001 arc: W3_H06W0303 E3_H06W0303 arc: A3 V02N0501 arc: A5 V02N0301 arc: A7 H00L0000 arc: B1 W1_H02E0101 arc: B3 S1_V02N0301 arc: B5 V00B0100 arc: B6 V01S0000 arc: B7 V02S0501 arc: C1 E1_H02W0601 arc: C3 H02W0401 arc: C5 E1_H02W0601 arc: C6 H02W0601 arc: C7 E1_H01E0101 arc: CE0 H02E0101 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: D1 S1_V02N0001 arc: D3 H02W0201 arc: D5 H00R0100 arc: D6 H00L0100 arc: D7 H00L0100 arc: E1_H01E0001 F2 arc: E1_H01E0101 F5 arc: E1_H02E0001 F2 arc: E1_H02E0401 Q6 arc: E3_H06E0103 F2 arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 F1 arc: H01W0000 F2 arc: M2 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F2 arc: N3_V06N0103 F2 arc: S3_V06S0103 F2 arc: V01S0000 Q1 arc: V01S0100 F7 arc: W3_H06W0103 F2 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111001111000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1001011100100101 word: SLICED.K0.INIT 1100111111000000 word: SLICED.K1.INIT 0110001011111011 word: SLICEB.K0.INIT 1111111111111111 word: SLICEB.K1.INIT 1100110011001000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 .tile R54C14:PLC2 arc: E1_H02E0001 V06S0003 arc: E1_H02E0101 W1_H02E0001 arc: E1_H02E0201 V06S0103 arc: E1_H02E0501 W3_H06E0303 arc: E1_H02E0601 W3_H06E0303 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0303 W3_H06E0303 arc: H00L0100 V02N0101 arc: H00R0000 W1_H02E0601 arc: H00R0100 N1_V02S0701 arc: N1_V02N0001 H02E0001 arc: N1_V02N0101 H06W0103 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0501 E3_H06W0303 arc: N1_V02N0601 S1_V02N0601 arc: N1_V02N0701 N1_V01S0100 arc: N3_V06N0003 E3_H06W0003 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 H06E0303 arc: S1_V02S0101 N3_V06S0103 arc: S1_V02S0201 H01E0001 arc: S1_V02S0401 W1_H02E0401 arc: S1_V02S0501 N3_V06S0303 arc: S1_V02S0601 V01N0001 arc: V00B0100 W1_H02E0501 arc: V00T0000 S1_V02N0601 arc: V00T0100 V02S0701 arc: V01S0000 N3_V06S0103 arc: W1_H02W0101 E3_H06W0103 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0401 V02N0401 arc: W1_H02W0501 W3_H06E0303 arc: W1_H02W0601 S1_V02N0601 arc: W1_H02W0701 E1_H02W0601 arc: W3_H06W0003 E3_H06W0303 arc: W3_H06W0103 E3_H06W0103 arc: W3_H06W0203 E3_H06W0103 arc: W3_H06W0303 E3_H06W0203 arc: A3 V00B0000 arc: A5 N1_V02S0301 arc: B1 H02E0301 arc: B2 H02W0101 arc: B3 H00L0000 arc: B4 V02N0501 arc: B5 V00B0100 arc: B7 V02S0501 arc: C1 H00R0100 arc: C2 S1_V02N0601 arc: C3 H02E0401 arc: C4 V00T0000 arc: C5 V00T0100 arc: C7 V02N0001 arc: CE0 W1_H02E0101 arc: CE1 H00R0000 arc: CE2 H00R0000 arc: CE3 W1_H02E0101 arc: CLK0 G_HPBX0000 arc: D1 S1_V02N0001 arc: D2 E1_H02W0001 arc: D3 N1_V01S0000 arc: D4 H01W0000 arc: D5 H01W0000 arc: D7 H00L0100 arc: E1_H01E0101 F7 arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: H01W0000 F1 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F7 arc: N1_V01N0101 F5 arc: S1_V02S0701 Q7 arc: S3_V06S0003 F3 arc: V00B0000 Q4 arc: V01S0100 Q1 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111001111000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1111001111000000 word: SLICEB.K0.INIT 1100111111000000 word: SLICEB.K1.INIT 0000000000000001 word: SLICEC.K0.INIT 1100111111000000 word: SLICEC.K1.INIT 0110001011111011 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 .tile R54C15:PLC2 arc: E1_H02E0001 E3_H06W0003 arc: E1_H02E0101 V02S0101 arc: E1_H02E0201 S1_V02N0201 arc: E1_H02E0301 V02N0301 arc: E1_H02E0401 E1_H01W0000 arc: E3_H06E0103 S3_V06N0103 arc: E3_H06E0203 S3_V06N0203 arc: E3_H06E0303 H01E0101 arc: H00L0100 E1_H02W0301 arc: H00R0100 S1_V02N0501 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0001 E3_H06W0003 arc: N1_V02N0101 S3_V06N0103 arc: N1_V02N0201 H06W0103 arc: N1_V02N0301 N1_V01S0100 arc: N1_V02N0401 H06E0203 arc: N1_V02N0501 S3_V06N0303 arc: N1_V02N0601 E1_H02W0601 arc: N1_V02N0701 E3_H06W0203 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 S1_V02N0101 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0001 W3_H06E0003 arc: S1_V02S0101 V01N0101 arc: S1_V02S0201 H06E0103 arc: S1_V02S0301 E1_H01W0100 arc: S1_V02S0401 H02W0401 arc: S1_V02S0501 N3_V06S0303 arc: S1_V02S0701 H02W0701 arc: S3_V06S0203 N3_V06S0203 arc: V00B0000 N1_V02S0201 arc: V00B0100 H02E0501 arc: V00T0100 S1_V02N0701 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0201 W3_H06E0103 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0601 V06S0303 arc: W3_H06W0003 E3_H06W0303 arc: W3_H06W0203 E1_H02W0701 arc: A6 N1_V02S0101 arc: A7 H02W0501 arc: B1 H00R0100 arc: B2 H01W0100 arc: B6 V02N0501 arc: B7 V00B0100 arc: C1 V02S0401 arc: C2 H00L0100 arc: C3 H00L0000 arc: C6 E1_H01E0101 arc: C7 V02S0201 arc: CE0 W1_H02E0101 arc: CE1 H02E0101 arc: CE2 W1_H02E0101 arc: CLK0 G_HPBX0000 arc: D1 V00T0100 arc: D2 N1_V02S0201 arc: D3 H02E0001 arc: D6 H01W0000 arc: D7 N1_V02S0601 arc: E1_H01E0001 F1 arc: E1_H01E0101 F7 arc: E3_H06E0003 F3 arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: H01W0000 F1 arc: H01W0100 Q4 arc: M4 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N3_V06N0303 F6 arc: S3_V06S0103 Q2 arc: W1_H02W0101 Q1 arc: W3_H06W0103 Q2 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111001111000000 word: SLICED.K0.INIT 0110001011111011 word: SLICED.K1.INIT 1001011100100101 word: SLICEB.K0.INIT 1100111111000000 word: SLICEB.K1.INIT 1111000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 .tile R54C16:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0101 W3_H06E0103 arc: E1_H02E0201 V02N0201 arc: E1_H02E0301 V06S0003 arc: E3_H06E0103 N1_V01S0100 arc: E3_H06E0203 N3_V06S0203 arc: E3_H06E0303 S3_V06N0303 arc: H00L0000 W1_H02E0201 arc: H00R0000 V02S0401 arc: H00R0100 N1_V02S0501 arc: H01W0100 E3_H06W0303 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0201 E3_H06W0103 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0601 V01N0001 arc: N1_V02N0701 W3_H06E0203 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 E3_H06W0103 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 E1_H01W0100 arc: S1_V02S0001 E1_H02W0001 arc: S1_V02S0101 H02W0101 arc: S1_V02S0201 E1_H01W0000 arc: S1_V02S0401 H02W0401 arc: S1_V02S0601 E1_H01W0000 arc: S3_V06S0103 H06E0103 arc: S3_V06S0303 W3_H06E0303 arc: V00T0000 H02W0001 arc: W1_H02W0001 H01E0001 arc: W1_H02W0401 E1_H02W0401 arc: W1_H02W0501 E1_H02W0401 arc: W1_H02W0601 S1_V02N0601 arc: W1_H02W0701 N1_V02S0701 arc: W3_H06W0303 S3_V06N0303 arc: A4 N1_V02S0101 arc: A5 V00T0000 arc: A6 N1_V02S0101 arc: A7 H00R0000 arc: B4 H02E0301 arc: B5 V02S0501 arc: B6 H02E0301 arc: B7 H02E0101 arc: C3 H00L0000 arc: C4 V02S0201 arc: C5 W1_H02E0601 arc: C6 H02E0401 arc: C7 W1_H02E0601 arc: D3 V02N0001 arc: D4 V02N0401 arc: D5 H00R0100 arc: D6 H02E0201 arc: D7 H00R0100 arc: E1_H01E0101 F3 arc: E1_H02E0601 F6 arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F7 arc: N1_V01N0001 F5 arc: N1_V02N0401 F4 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000001111 word: SLICED.K0.INIT 0110001011111011 word: SLICED.K1.INIT 1001011100011001 word: SLICEC.K0.INIT 0110001011111011 word: SLICEC.K1.INIT 1001011100011001 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ .tile R54C17:PLC2 arc: E1_H02E0001 W3_H06E0003 arc: E1_H02E0201 N3_V06S0103 arc: E1_H02E0301 H01E0101 arc: E1_H02E0401 W3_H06E0203 arc: H00L0000 V02S0001 arc: H00L0100 V02S0101 arc: H00R0100 H02W0701 arc: N1_V02N0001 W1_H02E0001 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0301 H02W0301 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0501 H02W0501 arc: N1_V02N0601 H01E0001 arc: N1_V02N0701 E3_H06W0203 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 E1_H01W0100 arc: N3_V06N0203 E1_H01W0000 arc: S1_V02S0001 H02W0001 arc: S1_V02S0101 H06W0103 arc: S1_V02S0201 H06W0103 arc: S1_V02S0301 N3_V06S0003 arc: S1_V02S0401 S3_V06N0203 arc: S3_V06S0103 H06W0103 arc: S3_V06S0303 N1_V01S0100 arc: V00B0100 H02W0501 arc: V00T0000 V02S0601 arc: V00T0100 N1_V02S0701 arc: V01S0000 S3_V06N0103 arc: V01S0100 N3_V06S0303 arc: W1_H02W0101 N1_V02S0101 arc: W1_H02W0301 S3_V06N0003 arc: W1_H02W0401 N3_V06S0203 arc: W3_H06W0103 E1_H01W0100 arc: W3_H06W0303 E3_H06W0203 arc: B0 V02N0301 arc: B1 V02N0301 arc: B2 H02E0101 arc: B6 H02E0301 arc: C0 V02N0601 arc: C1 N1_V02S0401 arc: C2 H00L0000 arc: C4 V02S0201 arc: C5 S1_V02N0201 arc: C6 H02W0601 arc: CE0 H00L0100 arc: CLK0 G_HPBX0000 arc: D0 V02N0201 arc: D1 V00T0100 arc: D2 H02E0201 arc: D3 V01S0100 arc: D4 H00R0100 arc: D5 V02S0401 arc: D6 S1_V02N0601 arc: D7 S1_V02N0401 arc: E1_H01E0001 Q0 arc: E1_H01E0101 Q2 arc: E1_H02E0601 F4 arc: E3_H06E0003 Q0 arc: E3_H06E0103 Q2 arc: E3_H06E0203 F4 arc: E3_H06E0303 F5 arc: F0 F5A_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H01W0000 F4 arc: H01W0100 Q6 arc: M0 V00B0100 arc: M2 V00T0000 arc: M6 E1_H02W0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F5 arc: N1_V01N0101 Q6 arc: N3_V06N0303 F6 arc: S1_V02S0501 F5 arc: S1_V02S0601 F4 arc: S1_V02S0701 F5 arc: S3_V06S0003 Q0 arc: W1_H02W0001 Q0 arc: W1_H02W0601 F6 arc: W1_H02W0701 F5 arc: W3_H06W0003 Q0 arc: W3_H06W0203 F4 word: SLICEC.K0.INIT 0000111111111111 word: SLICEC.K1.INIT 0000111100000000 word: SLICEA.K0.INIT 1111110000110000 word: SLICEA.K1.INIT 1111111111000000 word: SLICEB.K0.INIT 1111110000001100 word: SLICEB.K1.INIT 1111111100000000 word: SLICED.K0.INIT 0000000011111100 word: SLICED.K1.INIT 1111111100000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 .tile R54C18:PLC2 arc: E1_H02E0101 H01E0101 arc: E1_H02E0301 V01N0101 arc: E1_H02E0401 H01E0001 arc: E1_H02E0501 V01N0101 arc: E1_H02E0601 V02S0601 arc: E1_H02E0701 V02S0701 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0103 V01N0101 arc: E3_H06E0303 V01N0101 arc: H00L0000 V02S0001 arc: H00L0100 H02E0301 arc: H00R0000 W1_H02E0601 arc: H00R0100 H02W0501 arc: N1_V02N0001 V01N0001 arc: N1_V02N0101 V01N0101 arc: N1_V02N0201 H02E0201 arc: N1_V02N0301 H02W0301 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0501 V01N0101 arc: N1_V02N0601 E3_H06W0303 arc: N1_V02N0701 S1_V02N0601 arc: N3_V06N0103 S3_V06N0003 arc: S1_V02S0001 E1_H02W0001 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0301 H01E0101 arc: S1_V02S0401 H02E0401 arc: S1_V02S0501 N3_V06S0303 arc: S1_V02S0601 H02E0601 arc: S1_V02S0701 N1_V02S0601 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 N3_V06S0203 arc: V00B0000 N1_V02S0001 arc: V00B0100 E1_H02W0701 arc: V00T0000 H02W0201 arc: V01S0100 S3_V06N0303 arc: W1_H02W0001 E1_H02W0001 arc: W1_H02W0101 V01N0101 arc: W1_H02W0301 N1_V01S0100 arc: W1_H02W0401 S1_V02N0401 arc: W1_H02W0501 E1_H02W0501 arc: W1_H02W0601 E1_H02W0601 arc: W1_H02W0701 E3_H06W0203 arc: W3_H06W0003 E1_H02W0001 arc: W3_H06W0103 E1_H02W0201 arc: W3_H06W0303 E3_H06W0303 arc: B0 E1_H02W0301 arc: B3 V02S0101 arc: B4 N1_V02S0701 arc: B6 V02N0501 arc: C0 H00L0100 arc: C2 H00R0100 arc: C3 H00L0000 arc: C4 H02W0601 arc: C6 E1_H02W0601 arc: CE1 H02W0101 arc: CLK0 G_HPBX0000 arc: D0 V00B0100 arc: D1 S1_V02N0001 arc: D2 V00T0100 arc: D3 H00R0000 arc: D4 N1_V02S0401 arc: D5 V00B0000 arc: D6 H02W0001 arc: D7 V02N0601 arc: E1_H01E0101 F3 arc: E1_H02E0201 F2 arc: E3_H06E0203 Q4 arc: F0 F5A_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F5D_SLICE arc: H01W0000 Q6 arc: H01W0100 F0 arc: M0 V00T0000 arc: M4 E1_H02W0401 arc: M6 H02W0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q3 arc: N1_V01N0101 F6 arc: N3_V06N0003 Q0 arc: N3_V06N0303 F6 arc: V00T0100 F3 word: SLICEB.K0.INIT 0000000011110000 word: SLICEB.K1.INIT 0000110000111111 word: SLICEC.K0.INIT 1111110000001100 word: SLICEC.K1.INIT 1111111100000000 word: SLICED.K0.INIT 0000000011111100 word: SLICED.K1.INIT 1111111100000000 word: SLICEA.K0.INIT 0000110000001111 word: SLICEA.K1.INIT 0000000011111111 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 .tile R54C19:PLC2 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0101 V02S0101 arc: E1_H02E0301 N1_V01S0100 arc: E1_H02E0601 E1_H01W0000 arc: H00L0000 W1_H02E0001 arc: H00L0100 V02S0301 arc: H00R0000 V02S0401 arc: H00R0100 S1_V02N0501 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0201 N1_V01S0000 arc: N1_V02N0301 N3_V06S0003 arc: N1_V02N0401 H06E0203 arc: N1_V02N0501 H02W0501 arc: N1_V02N0601 E1_H01W0000 arc: N1_V02N0701 E1_H01W0100 arc: N3_V06N0003 E1_H01W0000 arc: N3_V06N0203 E1_H01W0000 arc: S1_V02S0001 E1_H02W0001 arc: S1_V02S0101 H02E0101 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0301 N1_V02S0201 arc: S1_V02S0401 H06W0203 arc: S1_V02S0601 W1_H02E0601 arc: S1_V02S0701 H02E0701 arc: S3_V06S0003 E1_H01W0000 arc: S3_V06S0103 E3_H06W0103 arc: S3_V06S0203 N1_V02S0701 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 E1_H02W0401 arc: V00B0100 N1_V02S0101 arc: V00T0100 V02S0701 arc: W1_H02W0001 V01N0001 arc: W1_H02W0101 V02N0101 arc: W1_H02W0201 E1_H01W0000 arc: W1_H02W0301 N3_V06S0003 arc: W1_H02W0401 E1_H01W0000 arc: W1_H02W0501 N1_V02S0501 arc: W1_H02W0601 S1_V02N0601 arc: W3_H06W0303 V06N0303 arc: C6 V00B0100 arc: CE1 H00L0000 arc: CLK0 G_HPBX0000 arc: D0 H01E0101 arc: D1 H01E0101 arc: D2 H01E0101 arc: D3 H01E0101 arc: D4 V02S0601 arc: D5 V02S0601 arc: D6 V00B0000 arc: E3_H06E0003 Q3 arc: F0 F5A_SLICE arc: F1 FXA_SLICE arc: F2 F5B_SLICE arc: F3 FXB_SLICE arc: F4 F5C_SLICE arc: F5 FXC_SLICE arc: F6 F5D_SLICE arc: M0 V00T0100 arc: M1 H00L0100 arc: M2 V00T0100 arc: M3 H00R0100 arc: M4 V00T0100 arc: M5 H00R0000 arc: M6 V00T0100 arc: MUXCLK1 CLK0 arc: V01S0000 F3 arc: W3_H06W0003 Q3 word: SLICEA.K0.INIT 1111111100000000 word: SLICEA.K1.INIT 1111111100000000 word: SLICEB.K0.INIT 1111111100000000 word: SLICEB.K1.INIT 1111111100000000 word: SLICEC.K0.INIT 1111111100000000 word: SLICEC.K1.INIT 1111111100000000 word: SLICED.K0.INIT 1111111100001111 word: SLICED.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R54C20:PLC2 arc: E1_H02E0001 W3_H06E0003 arc: E1_H02E0101 V06S0103 arc: E1_H02E0401 S3_V06N0203 arc: E1_H02E0501 W1_H02E0401 arc: E1_H02E0601 E3_H06W0303 arc: E3_H06E0003 N1_V01S0000 arc: H00R0000 S1_V02N0401 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0201 W1_H02E0201 arc: N1_V02N0401 H02W0401 arc: N1_V02N0501 W1_H02E0501 arc: N1_V02N0601 W3_H06E0303 arc: N1_V02N0701 N3_V06S0203 arc: N3_V06N0103 E3_H06W0103 arc: N3_V06N0203 V01N0001 arc: S1_V02S0101 N3_V06S0103 arc: S1_V02S0301 N1_V02S0301 arc: S1_V02S0601 N3_V06S0303 arc: S1_V02S0701 N1_V02S0601 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 N1_V01S0100 arc: S3_V06S0203 N1_V01S0000 arc: V00B0000 H02W0601 arc: V00B0100 V02N0101 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0401 V02N0401 arc: W1_H02W0601 S1_V02N0601 arc: W1_H02W0701 V06N0203 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0203 E3_H06W0103 arc: A5 V02S0301 arc: A6 V02N0301 arc: A7 H02W0701 arc: B0 H02E0101 arc: B3 H00L0000 arc: B5 W1_H02E0301 arc: B6 E1_H02W0301 arc: B7 V00B0100 arc: C0 H02E0601 arc: C1 E1_H02W0401 arc: C2 H00L0000 arc: C3 E1_H01W0000 arc: C5 S1_V02N0201 arc: C6 E1_H01E0101 arc: C7 W1_H02E0601 arc: CE1 H02W0101 arc: CLK0 G_HPBX0000 arc: D0 H00R0000 arc: D1 H02W0201 arc: D2 S1_V02N0001 arc: D3 V02S0001 arc: D5 H02E0001 arc: D6 E1_H01W0100 arc: D7 V00B0000 arc: E1_H01E0001 F6 arc: E1_H01E0101 F7 arc: E1_H02E0201 F2 arc: E1_H02E0301 F1 arc: E1_H02E0701 F5 arc: E3_H06E0103 Q2 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: H01W0000 F1 arc: H01W0100 F3 arc: LSR0 H02W0301 arc: MUXCLK1 CLK0 arc: MUXLSR1 LSR0 arc: N1_V01N0001 F2 arc: N1_V01N0101 Q2 arc: N1_V02N0301 F1 arc: N3_V06N0303 F5 arc: S1_V02S0001 F0 arc: S1_V02S0201 Q2 arc: V01S0000 F1 arc: W1_H02W0001 Q2 arc: W1_H02W0201 F2 arc: W1_H02W0501 F5 arc: W3_H06W0103 F2 arc: W3_H06W0303 F5 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0011001000000000 word: SLICEB.K0.INIT 0000000000001111 word: SLICEB.K1.INIT 0000110000111111 word: SLICEA.K0.INIT 0000111100001100 word: SLICEA.K1.INIT 1111000000000000 word: SLICED.K0.INIT 0110001011111011 word: SLICED.K1.INIT 1001011100011001 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ .tile R54C21:PLC2 arc: E1_H02E0001 W3_H06E0003 arc: E1_H02E0201 V02N0201 arc: E1_H02E0301 W1_H02E0301 arc: E1_H02E0401 N1_V01S0000 arc: E1_H02E0501 N1_V02S0501 arc: E3_H06E0003 S3_V06N0003 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0203 W3_H06E0203 arc: H00L0000 H02E0201 arc: H00R0000 N1_V02S0401 arc: H00R0100 S1_V02N0701 arc: H01W0100 W3_H06E0303 arc: N1_V02N0001 E3_H06W0003 arc: N1_V02N0101 H06E0103 arc: N1_V02N0201 H06E0103 arc: N1_V02N0301 N3_V06S0003 arc: N1_V02N0501 H06E0303 arc: N1_V02N0701 H02E0701 arc: N3_V06N0003 H01E0001 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 E3_H06W0303 arc: S1_V02S0201 N1_V02S0701 arc: S1_V02S0301 E1_H02W0301 arc: S1_V02S0501 N3_V06S0303 arc: S1_V02S0601 E1_H02W0601 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 H06E0203 arc: S3_V06S0303 N3_V06S0203 arc: V00B0100 H02W0501 arc: V00T0000 V02S0401 arc: V00T0100 H02E0301 arc: V01S0000 N3_V06S0103 arc: W1_H02W0001 E1_H02W0001 arc: W1_H02W0101 V02S0101 arc: W1_H02W0201 E1_H02W0201 arc: W1_H02W0301 N1_V01S0100 arc: W1_H02W0601 N1_V02S0601 arc: W1_H02W0701 V02N0701 arc: W3_H06W0003 E1_H01W0000 arc: W3_H06W0303 E3_H06W0303 arc: B1 S1_V02N0101 arc: B4 V00B0100 arc: C1 V02N0401 arc: C4 V02N0001 arc: CE0 H00L0000 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: D1 H00R0000 arc: D4 S1_V02N0401 arc: D5 H02W0201 arc: E1_H01E0001 Q2 arc: E1_H01E0101 F4 arc: F1 F1_SLICE arc: F4 F5C_SLICE arc: H01W0000 Q1 arc: M2 V00B0000 arc: M4 V00T0100 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F1 arc: N1_V02N0401 Q4 arc: V00B0000 Q6 arc: W1_H02W0401 F4 arc: W3_H06W0203 F4 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111001111000000 word: SLICEC.K0.INIT 0000000011111100 word: SLICEC.K1.INIT 1111111100000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 .tile R54C22:PLC2 arc: E1_H02E0001 W1_H02E0001 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0201 N1_V02S0201 arc: E1_H02E0301 V02S0301 arc: E1_H02E0401 W1_H02E0401 arc: E1_H02E0501 W1_H02E0501 arc: E1_H02E0601 W1_H02E0301 arc: E1_H02E0701 V02S0701 arc: E3_H06E0003 W3_H06E0303 arc: H00L0000 S1_V02N0001 arc: H00L0100 N1_V02S0301 arc: H00R0100 E1_H02W0701 arc: N1_V02N0001 H06W0003 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 N1_V01S0100 arc: N1_V02N0601 S1_V02N0601 arc: N3_V06N0003 H06E0003 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 H01E0101 arc: S1_V02S0001 E1_H02W0001 arc: S1_V02S0101 V01N0101 arc: S1_V02S0201 W1_H02E0201 arc: S1_V02S0301 W1_H02E0301 arc: S1_V02S0501 E1_H02W0501 arc: S3_V06S0103 W3_H06E0103 arc: V00B0000 W1_H02E0601 arc: V00T0000 V02S0601 arc: V00T0100 W1_H02E0301 arc: V01S0000 N3_V06S0103 arc: W1_H02W0201 N1_V01S0000 arc: W1_H02W0301 V02N0301 arc: W1_H02W0401 H01E0001 arc: W1_H02W0501 V02S0501 arc: W3_H06W0003 E3_H06W0303 arc: W3_H06W0203 S3_V06N0203 arc: W3_H06W0303 V06S0303 arc: A1 S1_V02N0701 arc: A3 V02N0701 arc: A5 V00B0000 arc: A6 F7 arc: A7 S1_V02N0301 arc: B1 W1_H02E0101 arc: B3 H00L0000 arc: B4 H02E0301 arc: B5 E1_H02W0101 arc: B6 F1 arc: B7 V00T0000 arc: C1 H00L0100 arc: C3 H02W0401 arc: C4 V00T0100 arc: C5 V00T0100 arc: C6 H02E0401 arc: C7 E1_H02W0601 arc: CLK0 G_HPBX0000 arc: D1 S1_V02N0201 arc: D2 V01S0100 arc: D3 V01S0100 arc: D4 H02E0201 arc: D5 H00R0100 arc: D6 V02N0601 arc: D7 N1_V02S0601 arc: E1_H01E0101 F6 arc: E3_H06E0103 F2 arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q2 arc: M2 N1_V01N0001 arc: MUXCLK1 CLK0 arc: N1_V01N0001 F4 arc: V01S0100 F5 arc: W1_H02W0001 F2 arc: W3_H06W0103 F2 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1001000000001001 word: SLICEC.K0.INIT 0000111100001100 word: SLICEC.K1.INIT 1011000010000000 word: SLICED.K0.INIT 1000000000000000 word: SLICED.K1.INIT 1001000000001001 word: SLICEB.K0.INIT 1111111100000000 word: SLICEB.K1.INIT 1111111110001111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 .tile R54C23:PLC2 arc: E1_H02E0401 V02N0401 arc: E1_H02E0501 N1_V02S0501 arc: E1_H02E0601 W3_H06E0303 arc: E3_H06E0103 W3_H06E0003 arc: H00L0000 H02E0201 arc: H00L0100 H02W0301 arc: N1_V02N0001 W1_H02E0001 arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0201 H06E0103 arc: N1_V02N0301 V01N0101 arc: N1_V02N0401 N3_V06S0203 arc: N1_V02N0601 W3_H06E0303 arc: N3_V06N0003 E3_H06W0003 arc: N3_V06N0103 S1_V02N0101 arc: S1_V02S0001 N1_V02S0001 arc: S1_V02S0101 W3_H06E0103 arc: S1_V02S0201 H06E0103 arc: S1_V02S0301 E1_H02W0301 arc: S1_V02S0401 E1_H02W0401 arc: S1_V02S0501 W3_H06E0303 arc: S1_V02S0601 H02E0601 arc: S1_V02S0701 W3_H06E0203 arc: S3_V06S0303 N1_V01S0100 arc: V00B0000 S1_V02N0001 arc: V00B0100 H02E0701 arc: V00T0000 H02E0001 arc: W1_H02W0001 S3_V06N0003 arc: W1_H02W0201 N3_V06S0103 arc: W1_H02W0301 N3_V06S0003 arc: W1_H02W0401 V02N0401 arc: W1_H02W0601 S3_V06N0303 arc: W3_H06W0203 E3_H06W0203 arc: A0 E1_H01E0001 arc: A1 H00L0000 arc: A3 W1_H02E0501 arc: A5 H02E0501 arc: A6 N1_V01N0101 arc: A7 V02S0301 arc: B0 V00T0000 arc: B1 V00B0000 arc: B3 H02E0101 arc: B5 H02E0301 arc: B6 H01E0101 arc: B7 V02S0701 arc: C0 H00R0100 arc: C1 H00L0100 arc: C3 V02S0401 arc: C5 N1_V02S0201 arc: C6 H02E0401 arc: C7 E1_H02W0601 arc: D0 V00T0100 arc: D1 V02N0201 arc: D3 V00B0100 arc: D5 V01N0001 arc: D6 E1_H02W0001 arc: D7 H01W0000 arc: E1_H01E0001 F1 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0100 F5 arc: H01W0000 F6 arc: N1_V01N0001 F6 arc: N1_V01N0101 F0 arc: N1_V02N0701 F7 arc: V00T0100 F3 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1001000000001001 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1000010000100001 word: SLICED.K0.INIT 1000000000000000 word: SLICED.K1.INIT 0000000000000001 word: SLICEA.K0.INIT 1000000000000000 word: SLICEA.K1.INIT 1001000000001001 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ .tile R54C24:PLC2 arc: E1_H01E0101 W3_H06E0203 arc: E1_H02E0601 W1_H02E0301 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0501 S1_V02N0401 arc: N3_V06N0003 H06E0003 arc: N3_V06N0203 S1_V02N0401 arc: S1_V02S0101 N1_V02S0001 arc: S1_V02S0301 N3_V06S0003 arc: S1_V02S0501 H02E0501 arc: S1_V02S0601 W1_H02E0601 arc: S1_V02S0701 N3_V06S0203 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 E1_H02W0601 arc: V00B0100 S1_V02N0301 arc: V01S0000 S3_V06N0103 arc: W1_H02W0001 S3_V06N0003 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0201 W3_H06E0103 arc: W1_H02W0301 W3_H06E0003 arc: W1_H02W0501 S3_V06N0303 arc: W1_H02W0601 V02S0601 arc: W1_H02W0701 S3_V06N0203 arc: W3_H06W0203 E1_H02W0701 arc: A3 V00B0000 arc: A7 H02W0701 arc: B2 V02S0301 arc: B3 V02N0301 arc: B7 V00B0100 arc: C2 W1_H02E0601 arc: C3 W1_H02E0601 arc: C7 H02E0401 arc: CLK0 G_HPBX0000 arc: D2 V02N0201 arc: D3 V02N0001 arc: D6 H00L0100 arc: D7 H00L0100 arc: E3_H06E0303 F6 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F5D_SLICE arc: H00L0100 F3 arc: M6 V00T0000 arc: MUXCLK3 CLK0 arc: N1_V02N0601 F6 arc: N3_V06N0303 Q6 arc: V00T0000 F2 arc: W3_H06W0303 F6 word: SLICEB.K0.INIT 0000111100001100 word: SLICEB.K1.INIT 1011000010000000 word: SLICED.K0.INIT 1111111100000000 word: SLICED.K1.INIT 1111111110001111 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 .tile R54C25:PLC2 arc: E1_H02E0201 N3_V06S0103 arc: E1_H02E0401 N3_V06S0203 arc: H00R0000 E1_H02W0601 arc: H00R0100 H02W0701 arc: N1_V02N0001 N1_V01S0000 arc: N1_V02N0201 E1_H01W0000 arc: N1_V02N0601 W1_H02E0601 arc: S1_V02S0301 N1_V02S0301 arc: S1_V02S0601 H02E0601 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N1_V01S0100 arc: V00B0100 H02W0501 arc: V00T0000 V02S0401 arc: V01S0000 S3_V06N0103 arc: W1_H02W0001 V02N0001 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0401 V06S0203 arc: W1_H02W0601 N1_V02S0601 arc: W1_H02W0701 H01E0101 arc: W3_H06W0003 E1_H01W0000 arc: CE0 H00R0100 arc: CE1 H02W0101 arc: CE2 V02N0601 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: E3_H06E0003 Q0 arc: E3_H06E0103 Q2 arc: M0 V00B0000 arc: M2 V00B0100 arc: M4 H02W0401 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N3_V06N0003 Q0 arc: N3_V06N0103 Q2 arc: N3_V06N0203 Q4 arc: V00B0000 Q6 arc: W3_H06W0103 Q2 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R54C26:PLC2 arc: E1_H02E0401 V06S0203 arc: E1_H02E0601 V02S0601 arc: E3_H06E0103 W3_H06E0003 arc: E3_H06E0203 N3_V06S0203 arc: H01W0000 W3_H06E0103 arc: N3_V06N0003 W3_H06E0003 arc: S1_V02S0101 N3_V06S0103 arc: S1_V02S0201 H02E0201 arc: S3_V06S0003 W3_H06E0003 arc: S3_V06S0103 H06E0103 arc: V00T0100 V02S0501 arc: W1_H02W0001 V06S0003 arc: W1_H02W0101 V02N0101 arc: W1_H02W0401 S1_V02N0401 arc: W1_H02W0501 N1_V02S0501 arc: W1_H02W0601 S1_V02N0601 arc: W1_H02W0701 V06S0203 arc: W3_H06W0303 V01N0101 arc: CE0 V02N0201 arc: CE1 V02N0201 arc: CE2 E1_H02W0101 arc: CE3 E1_H02W0101 arc: CLK0 G_HPBX0000 arc: E1_H02E0201 Q2 arc: E3_H06E0003 Q0 arc: M0 V00B0000 arc: M2 N1_V01N0001 arc: M4 V00T0100 arc: M6 H02E0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q6 arc: N3_V06N0103 Q2 arc: V00B0000 Q4 arc: W3_H06W0003 Q0 arc: W3_H06W0103 Q2 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R54C27:PLC2 arc: E1_H02E0401 V02N0401 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0203 W3_H06E0203 arc: H00R0000 H02E0401 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0201 E1_H01W0000 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0401 H02E0401 arc: N1_V02N0601 E1_H01W0000 arc: N3_V06N0303 H06E0303 arc: S1_V02S0101 N1_V02S0001 arc: S1_V02S0401 H02E0401 arc: S1_V02S0501 N1_V02S0501 arc: S1_V02S0701 N1_V02S0601 arc: S3_V06S0203 N1_V02S0701 arc: V00B0000 V02S0201 arc: W1_H02W0601 E1_H01W0000 arc: CE0 H00R0000 arc: CE1 H02W0101 arc: CE2 H02W0101 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: E1_H01E0001 Q4 arc: E3_H06E0003 Q0 arc: E3_H06E0303 Q6 arc: M0 H02W0601 arc: M2 H02E0601 arc: M4 V00B0000 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N3_V06N0003 Q0 arc: V00T0000 Q2 arc: W3_H06W0003 Q0 arc: W3_H06W0303 Q6 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R54C28:PLC2 arc: E1_H02E0501 W1_H02E0401 arc: E1_H02E0601 S1_V02N0601 arc: E1_H02E0701 V02S0701 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0103 W1_H02E0201 arc: H00R0000 W1_H02E0401 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0201 N1_V01S0000 arc: N3_V06N0003 S1_V02N0001 arc: N3_V06N0103 W3_H06E0103 arc: S1_V02S0201 H06E0103 arc: S1_V02S0401 W1_H02E0401 arc: V00T0000 V02S0401 arc: V00T0100 S1_V02N0501 arc: W1_H02W0601 H01E0001 arc: C3 V02S0601 arc: CE0 V02N0201 arc: CE2 V02N0601 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: D3 H00R0000 arc: E1_H01E0001 Q0 arc: E1_H02E0101 F3 arc: E1_H02E0401 Q6 arc: F3 F3_SLICE arc: H01W0000 F3 arc: M0 V00T0100 arc: M4 V00T0000 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V02N0101 F3 arc: N1_V02N0301 F3 arc: N3_V06N0303 Q6 arc: S1_V02S0301 F3 arc: V00B0000 Q4 arc: V01S0000 F3 arc: V01S0100 F3 arc: W1_H02W0101 F3 arc: W3_H06W0303 Q6 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000001111 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 .tile R54C29:PLC2 arc: E1_H02E0001 N3_V06S0003 arc: E1_H02E0301 V02S0301 arc: E1_H02E0501 V02S0501 arc: E1_H02E0601 V06S0303 arc: H00R0100 H02E0501 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0401 H01E0001 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0601 E1_H02W0601 arc: N1_V02N0701 H06E0203 arc: N3_V06N0003 H06E0003 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0303 arc: V00B0100 H02E0701 arc: V00T0100 H02W0301 arc: CE0 V02N0201 arc: CE1 H02E0101 arc: CE2 H00R0100 arc: CE3 H02E0101 arc: CLK0 G_HPBX0000 arc: E1_H02E0201 Q0 arc: E1_H02E0401 Q4 arc: M0 V00T0100 arc: M2 V00B0100 arc: M4 V00B0000 arc: M6 W1_H02E0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q2 arc: N1_V02N0001 Q0 arc: N3_V06N0203 Q4 arc: V00B0000 Q6 arc: W3_H06W0003 Q0 arc: W3_H06W0203 Q4 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R54C2:PLC2 arc: E1_H02E0101 E3_H06W0103 arc: E1_H02E0301 V02S0301 arc: E1_H02E0701 E1_H01W0100 arc: H00R0000 H02W0601 arc: H00R0100 N1_V02S0701 arc: N1_V02N0101 S3_V06N0103 arc: S1_V02S0301 V01N0101 arc: S1_V02S0501 H02W0501 arc: V00B0100 V02N0101 arc: V00T0100 V02N0701 arc: CE0 H00R0100 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: E1_H01E0001 Q6 arc: E1_H02E0001 Q0 arc: M0 V00T0100 arc: M6 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK3 CLK0 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R54C30:PLC2 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0301 S1_V02N0301 arc: H00L0000 S1_V02N0001 arc: H00L0100 V02N0101 arc: N1_V02N0401 W1_H02E0401 arc: N1_V02N0501 N3_V06S0303 arc: N3_V06N0003 H06E0003 arc: N3_V06N0103 H06E0103 arc: N3_V06N0203 H06E0203 arc: N3_V06N0303 H06E0303 arc: S1_V02S0001 N1_V02S0001 arc: S1_V02S0601 H06E0303 arc: S1_V02S0701 N3_V06S0203 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 N1_V01S0000 arc: V00B0000 H02E0601 arc: V00B0100 H02E0501 arc: V00T0000 H02E0201 arc: V00T0100 H02E0301 arc: W1_H02W0301 V06S0003 arc: A6 H00R0000 arc: A7 H00L0000 arc: B6 V01S0000 arc: B7 E1_H02W0301 arc: C6 W1_H02E0601 arc: C7 W1_H02E0601 arc: CE0 H00L0100 arc: CE1 H00L0100 arc: CE2 H00L0100 arc: CLK0 G_HPBX0000 arc: D6 V00B0000 arc: D7 H01W0000 arc: E1_H01E0101 F7 arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0000 Q4 arc: H01W0000 Q4 arc: M0 V00T0100 arc: M2 V00T0000 arc: M4 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0001 Q0 arc: S1_V02S0401 F6 arc: V01S0000 Q2 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 1000110000100011 word: SLICED.K1.INIT 1011000010111011 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ .tile R54C31:PLC2 arc: E1_H02E0001 W3_H06E0003 arc: E1_H02E0201 W3_H06E0103 arc: H00L0000 V02S0001 arc: H00L0100 S1_V02N0301 arc: H00R0000 W1_H02E0401 arc: N1_V02N0001 V01N0001 arc: N1_V02N0101 H01E0101 arc: N1_V02N0501 V01N0101 arc: N3_V06N0003 H06E0003 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0201 H06E0103 arc: S1_V02S0501 N3_V06S0303 arc: S1_V02S0601 N1_V02S0301 arc: V00B0000 V02N0201 arc: V00B0100 V02S0101 arc: V00T0100 V02S0701 arc: A3 V02N0701 arc: A4 V00T0000 arc: A5 V02S0101 arc: A7 H02W0701 arc: B2 H00R0100 arc: B3 H00L0000 arc: B4 H00R0000 arc: B5 V02S0501 arc: B7 H02E0101 arc: C2 S1_V02N0601 arc: C3 V02N0601 arc: C4 V00B0100 arc: C5 S1_V02N0001 arc: C7 N1_V02S0001 arc: CE0 S1_V02N0201 arc: CLK0 G_HPBX0000 arc: D2 E1_H02W0201 arc: D3 F2 arc: D4 H00L0100 arc: D5 V00B0000 arc: D7 V02N0401 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H00R0100 F5 arc: M0 H02W0601 arc: M6 V00T0100 arc: MUXCLK0 CLK0 arc: S1_V02S0401 F4 arc: V00T0000 Q0 arc: W1_H02W0301 F3 arc: W1_H02W0601 F6 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 1001000010011001 word: SLICEC.K1.INIT 1100010000110001 word: SLICEB.K0.INIT 1100000000000000 word: SLICEB.K1.INIT 1000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1111010100110001 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 .tile R54C32:PLC2 arc: H00L0000 H02E0001 arc: H00L0100 V02N0101 arc: N1_V02N0001 W3_H06E0003 arc: N1_V02N0501 N3_V06S0303 arc: N1_V02N0601 S1_V02N0601 arc: N3_V06N0003 W3_H06E0003 arc: S1_V02S0201 H02E0201 arc: S1_V02S0501 N3_V06S0303 arc: S3_V06S0103 W3_H06E0103 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 N1_V02S0001 arc: V00T0000 H02W0001 arc: V00T0100 V02N0501 arc: W1_H02W0301 W3_H06E0003 arc: W1_H02W0601 E1_H02W0301 arc: W1_H02W0701 S1_V02N0701 arc: A3 V01N0101 arc: A5 S1_V02N0101 arc: B2 H00R0000 arc: B3 H01W0100 arc: B5 N1_V01S0000 arc: C2 N1_V01S0100 arc: C3 H00L0000 arc: C5 V00T0000 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: D2 H02W0001 arc: D3 V00B0100 arc: D5 V00B0000 arc: E1_H01E0001 F3 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: H00R0000 Q6 arc: H01W0100 F2 arc: LSR1 W1_H02E0301 arc: M6 V00T0100 arc: MUXCLK3 CLK0 arc: MUXLSR3 LSR1 arc: V00B0100 F5 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1010001011110011 word: SLICEB.K0.INIT 1100000011001100 word: SLICEB.K1.INIT 1000010000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 .tile R54C33:PLC2 arc: S3_V06S0203 N1_V01S0000 arc: W1_H02W0001 W3_H06E0003 arc: W1_H02W0201 H01E0001 .tile R54C34:PLC2 arc: S3_V06S0103 N3_V06S0003 arc: W1_H02W0301 V06S0003 .tile R54C3:PLC2 arc: E1_H02E0001 N1_V02S0001 arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0401 E1_H01W0000 arc: E1_H02E0501 N1_V01S0100 arc: H00L0000 S1_V02N0001 arc: H00R0000 W1_H02E0601 arc: H00R0100 V02S0501 arc: N1_V01N0001 S3_V06N0003 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0401 S3_V06N0203 arc: S1_V02S0001 H06W0003 arc: S1_V02S0501 H06W0303 arc: S1_V02S0601 E1_H02W0601 arc: S3_V06S0103 E3_H06W0103 arc: V00B0000 V02N0201 arc: V00T0000 E1_H02W0201 arc: V00T0100 V02N0701 arc: W1_H02W0501 V06S0303 arc: W1_H02W0601 V02N0601 arc: A0 H01E0001 arc: A1 H01E0001 arc: A4 H02E0701 arc: A5 E1_H02W0501 arc: A7 V00T0100 arc: B0 H02E0301 arc: B1 V00T0000 arc: B4 H02E0101 arc: B5 H00R0000 arc: B7 E1_H02W0101 arc: C0 E1_H02W0401 arc: C1 H00L0000 arc: C4 V00B0100 arc: C5 E1_H01E0101 arc: C7 S1_V02N0001 arc: CE1 H00R0100 arc: CLK0 G_HPBX0000 arc: D0 V02N0001 arc: D1 H02W0201 arc: D4 V02S0601 arc: D5 N1_V02S0601 arc: D7 H02W0201 arc: E1_H01E0001 F7 arc: E1_H01E0101 F1 arc: E3_H06E0203 Q4 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H01W0100 Q2 arc: M2 V00B0000 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: S1_V02S0201 F0 arc: V00B0100 F5 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0001001101011111 word: SLICEA.K0.INIT 1000010000100001 word: SLICEA.K1.INIT 0001001101011111 word: SLICEC.K0.INIT 1010111000001100 word: SLICEC.K1.INIT 0111000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ .tile R54C4:PLC2 arc: E1_H02E0401 H01E0001 arc: H00L0000 W1_H02E0001 arc: H00L0100 E1_H02W0301 arc: H00R0000 E1_H02W0601 arc: H00R0100 E1_H02W0701 arc: N1_V02N0001 H06W0003 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 H06W0003 arc: N1_V02N0401 H02E0401 arc: N1_V02N0601 S1_V02N0301 arc: N3_V06N0203 E3_H06W0203 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0301 E1_H02W0301 arc: S1_V02S0501 E1_H01W0100 arc: S1_V02S0601 H06W0303 arc: V00B0000 V02S0001 arc: V00B0100 V02S0301 arc: V00T0000 V02N0401 arc: W1_H02W0201 E1_H02W0201 arc: A0 H02W0701 arc: A1 V01N0101 arc: A2 H00L0100 arc: A3 V02N0701 arc: A5 H02E0501 arc: A6 N1_V01N0101 arc: B0 V02S0101 arc: B1 V02S0101 arc: B2 H00R0100 arc: B3 H00L0000 arc: B5 H00R0000 arc: B6 H02E0301 arc: C0 V02N0601 arc: C1 E1_H02W0401 arc: C2 H00L0000 arc: C3 E1_H02W0401 arc: C5 S1_V02N0001 arc: C6 N1_V02S0001 arc: CLK0 G_HPBX0000 arc: D0 V02S0201 arc: D1 H02W0001 arc: D2 H02E0001 arc: D3 H02W0001 arc: D5 E1_H02W0201 arc: D6 V00B0000 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H01W0000 F5 arc: LSR1 V00B0100 arc: M6 V00T0000 arc: MUXCLK3 CLK0 arc: MUXLSR3 LSR1 arc: N1_V01N0001 F2 arc: N1_V01N0101 Q6 arc: S3_V06S0003 F3 arc: S3_V06S0103 F1 arc: V01S0100 F0 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0001001101011111 word: SLICEB.K0.INIT 1000010000100001 word: SLICEB.K1.INIT 0001001101011111 word: SLICEA.K0.INIT 1001000000001001 word: SLICEA.K1.INIT 0001001101011111 word: SLICED.K0.INIT 0010101010101010 word: SLICED.K1.INIT 1111111111111111 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R54C5:PLC2 arc: E1_H02E0101 V02N0101 arc: E1_H02E0501 S1_V02N0501 arc: H00L0000 S1_V02N0001 arc: H00L0100 S1_V02N0101 arc: N1_V02N0001 E1_H01W0000 arc: N1_V02N0101 H02W0101 arc: N1_V02N0201 E1_H01W0000 arc: N1_V02N0401 H02E0401 arc: N1_V02N0601 E1_H02W0601 arc: N3_V06N0203 E3_H06W0203 arc: S1_V02S0301 V01N0101 arc: S1_V02S0401 N1_V02S0401 arc: S1_V02S0701 E1_H02W0701 arc: W1_H02W0001 E1_H02W0501 arc: W1_H02W0101 V01N0101 arc: W1_H02W0201 V01N0001 arc: W1_H02W0401 V01N0001 arc: W1_H02W0501 E1_H01W0100 arc: A0 H00L0100 arc: A2 V02S0501 arc: B2 H01W0100 arc: B3 Q3 arc: B4 H00R0000 arc: B5 V01S0000 arc: B6 V00B0000 arc: B7 V00B0100 arc: CE1 H00L0000 arc: CE2 H00L0000 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: E1_H01E0101 Q3 arc: E1_H02E0401 Q4 arc: E1_H02E0701 Q7 arc: E3_H06E0203 Q4 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0000 Q4 arc: H01W0100 Q2 arc: LSR1 H02W0501 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR1 LSR1 arc: MUXLSR2 LSR1 arc: MUXLSR3 LSR1 arc: N1_V01N0101 Q2 arc: N1_V02N0301 Q3 arc: S3_V06S0303 Q5 arc: V00B0000 Q6 arc: V00B0100 Q7 arc: V01S0000 Q5 arc: W1_H02W0601 Q6 arc: W1_H02W0701 Q5 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 0000000000001010 word: SLICEA.K1.INIT 1111111111111111 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 0110011010101010 word: SLICEB.K1.INIT 1100110000000000 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 YES enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R54C6:PLC2 arc: E1_H02E0301 V02N0301 arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0601 V02N0601 arc: E1_H02E0701 H01E0101 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0201 H02W0201 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0601 S1_V02N0301 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 E3_H06W0103 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0101 N1_V01S0100 arc: S1_V02S0201 E1_H01W0000 arc: S1_V02S0401 H02W0401 arc: S1_V02S0501 H02W0501 arc: S1_V02S0601 E1_H01W0000 arc: S1_V02S0701 N1_V01S0100 arc: S3_V06S0103 E3_H06W0103 arc: W1_H02W0101 E1_H02W0101 arc: W1_H02W0201 E1_H01W0000 arc: W1_H02W0401 E1_H01W0000 arc: W1_H02W0501 E1_H01W0100 arc: W1_H02W0601 V01N0001 arc: W3_H06W0003 E1_H01W0000 arc: B0 V00T0000 arc: B1 Q1 arc: B2 H00L0000 arc: B3 Q3 arc: B4 H00R0000 arc: B5 V02N0501 arc: B6 V00B0000 arc: B7 V00B0100 arc: CE0 S1_V02N0201 arc: CE1 S1_V02N0201 arc: CE2 S1_V02N0601 arc: CE3 S1_V02N0601 arc: CLK0 G_HPBX0000 arc: E1_H02E0101 Q3 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: H00R0000 Q4 arc: H01W0000 Q4 arc: H01W0100 Q5 arc: LSR1 E1_H02W0301 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR1 LSR1 arc: MUXLSR2 LSR1 arc: MUXLSR3 LSR1 arc: N1_V01N0101 Q7 arc: N1_V02N0501 Q5 arc: S1_V02S0001 Q2 arc: V00B0000 Q6 arc: V00B0100 Q7 arc: V00T0000 Q0 arc: V01S0000 Q0 arc: V01S0100 Q5 arc: W1_H02W0301 Q1 arc: W1_H02W0701 Q7 arc: W3_H06W0303 Q6 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 1100110000000000 word: SLICEB.K1.INIT 1100110000000000 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R54C7:PLC2 arc: E1_H02E0101 E3_H06W0103 arc: E1_H02E0201 E3_H06W0103 arc: E1_H02E0301 N1_V02S0301 arc: E1_H02E0401 W1_H02E0401 arc: E1_H02E0601 S1_V02N0601 arc: E1_H02E0701 W1_H02E0701 arc: H00L0100 V02S0301 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0401 V01N0001 arc: N1_V02N0501 W1_H02E0501 arc: N1_V02N0601 E1_H02W0601 arc: N1_V02N0701 W1_H02E0701 arc: N3_V06N0103 E3_H06W0103 arc: N3_V06N0303 E3_H06W0303 arc: S1_V02S0001 E1_H02W0001 arc: S1_V02S0101 H02E0101 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0501 E1_H01W0100 arc: S1_V02S0601 H02W0601 arc: S1_V02S0701 W1_H02E0701 arc: S3_V06S0103 E3_H06W0103 arc: V00B0100 V02N0301 arc: V00T0100 V02N0501 arc: W1_H02W0201 S3_V06N0103 arc: W1_H02W0401 S3_V06N0203 arc: W1_H02W0501 V02S0501 arc: W1_H02W0601 E1_H02W0301 arc: A4 F5 arc: A6 H02E0701 arc: B0 V00T0000 arc: B1 Q1 arc: B4 V02S0701 arc: B5 H02E0301 arc: B6 W1_H02E0101 arc: B7 N1_V02S0501 arc: C4 V00T0100 arc: C5 V00B0100 arc: C6 V02S0001 arc: C7 V00B0100 arc: CE0 S1_V02N0201 arc: CLK0 G_HPBX0000 arc: D4 H00L0100 arc: D5 V02N0401 arc: D6 H00R0100 arc: D7 V02N0401 arc: E1_H01E0001 F6 arc: E1_H01E0101 F4 arc: E1_H02E0501 F5 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0100 F7 arc: H01W0000 F7 arc: H01W0100 F4 arc: LSR1 V00B0000 arc: MUXCLK0 CLK0 arc: MUXLSR0 LSR1 arc: N1_V01N0001 F5 arc: N1_V01N0101 Q1 arc: N1_V02N0301 Q1 arc: V00B0000 F4 arc: V00T0000 Q0 arc: V01S0000 F7 arc: W1_H02W0701 F5 arc: W3_H06W0003 Q0 arc: W3_H06W0303 F5 word: SLICED.K0.INIT 0001001101011111 word: SLICED.K1.INIT 1100000000000000 word: SLICEC.K0.INIT 1111111011001100 word: SLICEC.K1.INIT 0011000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000001010 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 1100110000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R54C8:PLC2 arc: E1_H02E0201 E3_H06W0103 arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0501 N3_V06S0303 arc: E1_H02E0701 W1_H02E0601 arc: E3_H06E0003 V06S0003 arc: E3_H06E0303 N3_V06S0303 arc: H00R0100 H02E0701 arc: N1_V02N0001 E3_H06W0003 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0201 H02E0201 arc: N1_V02N0401 E3_H06W0203 arc: N1_V02N0501 S3_V06N0303 arc: N1_V02N0601 H01E0001 arc: N1_V02N0701 H02W0701 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 E3_H06W0103 arc: N3_V06N0303 E3_H06W0303 arc: S1_V02S0101 N1_V02S0001 arc: S1_V02S0201 S3_V06N0103 arc: S1_V02S0501 E1_H01W0100 arc: S1_V02S0701 H06E0203 arc: S3_V06S0003 E1_H01W0000 arc: V00B0000 W1_H02E0401 arc: V00B0100 S1_V02N0101 arc: V00T0000 V02S0601 arc: V00T0100 S1_V02N0501 arc: V01S0100 S3_V06N0303 arc: W1_H02W0101 S3_V06N0103 arc: W1_H02W0301 H01E0101 arc: W1_H02W0601 E1_H01W0000 arc: W3_H06W0103 S3_V06N0103 arc: A1 V01N0101 arc: B1 H00R0100 arc: C1 H02E0401 arc: C3 V02N0601 arc: CE2 H00L0100 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: D1 V02N0001 arc: D3 N1_V02S0201 arc: E1_H02E0101 F3 arc: F0 F5A_SLICE arc: F3 F3_SLICE arc: H00L0100 F3 arc: H01W0100 Q4 arc: LSR0 V00T0000 arc: LSR1 V00T0000 arc: M0 V00B0000 arc: M4 V00T0100 arc: M6 V00B0100 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR2 LSR1 arc: MUXLSR3 LSR0 arc: N1_V01N0001 F0 arc: N1_V01N0101 Q6 arc: V01S0000 Q6 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1111000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1000010010100101 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 .tile R54C9:PLC2 arc: E1_H02E0001 S3_V06N0003 arc: E1_H02E0201 N3_V06S0103 arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0401 E3_H06W0203 arc: E1_H02E0601 V02S0601 arc: E1_H02E0701 S3_V06N0203 arc: E3_H06E0003 S3_V06N0003 arc: E3_H06E0203 W3_H06E0203 arc: H00L0000 H02W0001 arc: H00L0100 H02W0301 arc: H00R0000 N1_V02S0401 arc: H01W0000 E3_H06W0103 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0201 H02E0201 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0501 W1_H02E0501 arc: N1_V02N0601 N3_V06S0303 arc: N1_V02N0701 S3_V06N0203 arc: N3_V06N0003 E3_H06W0003 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0001 H06W0003 arc: S1_V02S0101 E1_H02W0101 arc: S1_V02S0201 H02E0201 arc: S1_V02S0401 E1_H02W0401 arc: S1_V02S0501 S3_V06N0303 arc: S1_V02S0601 E1_H02W0601 arc: S1_V02S0701 N3_V06S0203 arc: S3_V06S0303 H06W0303 arc: V00B0000 V02N0201 arc: V00T0000 N1_V02S0401 arc: V01S0000 S3_V06N0103 arc: W1_H02W0201 E3_H06W0103 arc: W1_H02W0301 S3_V06N0003 arc: W1_H02W0701 S3_V06N0203 arc: W3_H06W0103 E3_H06W0103 arc: A4 H02E0701 arc: A5 H02E0501 arc: A6 H02E0701 arc: A7 H02E0501 arc: B3 N1_V02S0101 arc: B4 H00L0000 arc: B5 H00R0000 arc: B6 W1_H02E0301 arc: B7 S1_V02N0701 arc: C2 V02N0601 arc: C3 V02N0401 arc: C4 V00B0100 arc: C5 H02W0601 arc: C6 E1_H01E0101 arc: C7 V00T0000 arc: CE0 H02E0101 arc: CE1 W1_H02E0101 arc: CLK0 G_HPBX0000 arc: D2 V01S0100 arc: D3 V02S0001 arc: D4 V00B0000 arc: D5 H00L0100 arc: D6 S1_V02N0601 arc: D7 H02W0201 arc: E1_H01E0001 Q2 arc: E1_H01E0101 F7 arc: E3_H06E0103 Q2 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0100 Q0 arc: LSR0 H02W0501 arc: LSR1 H02W0501 arc: M0 W1_H02E0601 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR1 LSR0 arc: N3_V06N0303 F6 arc: S3_V06S0003 F3 arc: S3_V06S0103 Q2 arc: V00B0100 F5 arc: V01S0100 F3 arc: W1_H02W0001 Q0 arc: W1_H02W0601 F4 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 1111111111110000 word: SLICEB.K1.INIT 1100000000000000 word: SLICEC.K0.INIT 0110010011111101 word: SLICEC.K1.INIT 1001010001001111 word: SLICED.K0.INIT 0110010011111101 word: SLICED.K1.INIT 1001010001110011 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ .tile R55C10:PLC2 arc: E1_H02E0001 V02N0001 arc: E1_H02E0201 V06S0103 arc: E1_H02E0301 V02N0301 arc: H00L0100 V02S0301 arc: H00R0000 H02W0601 arc: H00R0100 H02E0501 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0101 H02W0101 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 H02W0301 arc: N1_V02N0601 V01N0001 arc: N1_V02N0701 H06W0203 arc: N3_V06N0003 E3_H06W0003 arc: N3_V06N0203 E3_H06W0203 arc: S1_V02S0001 H02W0001 arc: S1_V02S0101 E1_H02W0101 arc: S1_V02S0201 H02W0201 arc: S1_V02S0301 W1_H02E0301 arc: S1_V02S0501 W1_H02E0501 arc: S3_V06S0003 N3_V06S0303 arc: W1_H02W0201 V02N0201 arc: W1_H02W0401 S3_V06N0203 arc: A1 E1_H01E0001 arc: A3 V00B0000 arc: A5 H02E0501 arc: B0 V02N0101 arc: B1 V00B0000 arc: B2 E1_H02W0301 arc: B3 H00L0000 arc: B4 V02S0701 arc: B5 V01S0000 arc: B7 V02S0501 arc: C0 H00L0100 arc: C1 H00L0000 arc: C2 H00L0100 arc: C3 H00R0100 arc: C4 S1_V02N0001 arc: C5 V00T0000 arc: C7 H02W0401 arc: CE0 V02S0201 arc: CE1 V02S0201 arc: CE2 V02S0601 arc: CE3 E1_H02W0101 arc: CLK0 G_HPBX0000 arc: D0 V00B0100 arc: D1 H02E0001 arc: D2 H00R0000 arc: D3 H02E0001 arc: D4 V02S0401 arc: D5 H02E0001 arc: D7 V02N0401 arc: E1_H01E0001 Q0 arc: E1_H01E0101 F1 arc: E3_H06E0003 Q0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: H01W0000 F3 arc: H01W0100 Q0 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V02N0501 F7 arc: S3_V06S0103 F1 arc: S3_V06S0303 F5 arc: V00B0000 Q4 arc: V00B0100 F7 arc: V00T0000 Q2 arc: V01S0000 Q4 arc: V01S0100 Q7 arc: W1_H02W0501 F5 arc: W3_H06W0003 F3 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1111001111000000 word: SLICEB.K0.INIT 1100111111000000 word: SLICEB.K1.INIT 0000000000010000 word: SLICEA.K0.INIT 1100111111000000 word: SLICEA.K1.INIT 0000000000000001 word: SLICEC.K0.INIT 1100111111000000 word: SLICEC.K1.INIT 0000000100000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 .tile R55C11:PLC2 arc: E1_H02E0101 V02S0101 arc: E1_H02E0401 E3_H06W0203 arc: E1_H02E0701 V06S0203 arc: E3_H06E0203 N1_V01S0000 arc: H00R0000 V02N0401 arc: H00R0100 E1_H02W0501 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0001 H06E0003 arc: N1_V02N0101 H01E0101 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0301 H02E0301 arc: N1_V02N0401 E1_H01W0000 arc: N1_V02N0501 V01N0101 arc: N1_V02N0601 S1_V02N0301 arc: N1_V02N0701 H02W0701 arc: N3_V06N0003 S1_V02N0001 arc: N3_V06N0103 S1_V02N0201 arc: N3_V06N0203 E3_H06W0203 arc: N3_V06N0303 E3_H06W0303 arc: S1_V02S0101 N3_V06S0103 arc: S1_V02S0301 N1_V02S0201 arc: S1_V02S0401 W1_H02E0401 arc: S1_V02S0501 E1_H02W0501 arc: V00B0100 E1_H02W0501 arc: W1_H02W0001 V06S0003 arc: W1_H02W0101 V06N0103 arc: W1_H02W0201 V06S0103 arc: W1_H02W0301 V02N0301 arc: W1_H02W0401 V02S0401 arc: W1_H02W0501 E1_H02W0401 arc: W1_H02W0601 E1_H01W0000 arc: W1_H02W0701 E1_H02W0701 arc: W3_H06W0103 E3_H06W0003 arc: C2 H00R0100 arc: C3 H00R0100 arc: C7 V00B0100 arc: D2 H00R0000 arc: D3 V02S0201 arc: D7 H02E0201 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F7 F7_SLICE arc: S1_V02S0201 F2 arc: S1_V02S0701 F7 arc: V01S0000 F3 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000111111110000 word: SLICEB.K0.INIT 0000111111110000 word: SLICEB.K1.INIT 0000111111110000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 .tile R55C12:PLC2 arc: E1_H02E0101 N1_V01S0100 arc: E1_H02E0401 E3_H06W0203 arc: E1_H02E0601 E1_H01W0000 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0303 W3_H06E0303 arc: H00L0000 H02W0001 arc: H00R0000 S1_V02N0601 arc: H00R0100 H02E0701 arc: N1_V02N0001 E3_H06W0003 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0301 E3_H06W0003 arc: N1_V02N0501 W3_H06E0303 arc: N1_V02N0601 H02W0601 arc: N3_V06N0203 E3_H06W0203 arc: S1_V02S0101 N1_V01S0100 arc: S1_V02S0301 H02W0301 arc: S1_V02S0401 N3_V06S0203 arc: S1_V02S0501 V01N0101 arc: S1_V02S0601 V01N0001 arc: S3_V06S0203 N1_V02S0401 arc: S3_V06S0303 N1_V01S0100 arc: V00B0000 N1_V02S0001 arc: V00B0100 V02N0301 arc: V00T0000 N1_V02S0401 arc: W1_H02W0101 N1_V01S0100 arc: W1_H02W0201 E1_H02W0701 arc: W1_H02W0701 E3_H06W0203 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0203 E3_H06W0203 arc: W3_H06W0303 E3_H06W0203 arc: B0 V00T0000 arc: B1 V02S0101 arc: B2 H00R0000 arc: B4 V02S0701 arc: C0 H00L0100 arc: C1 H00L0000 arc: C2 E1_H02W0401 arc: C4 E1_H02W0401 arc: C6 E1_H02W0601 arc: C7 E1_H02W0601 arc: CE0 H02E0101 arc: CLK0 G_HPBX0000 arc: D0 S1_V02N0201 arc: D1 V02N0001 arc: D2 H02W0201 arc: D3 W1_H02E0001 arc: D4 N1_V02S0601 arc: D5 V02N0601 arc: D6 H00R0100 arc: D7 V00B0000 arc: E1_H01E0001 F0 arc: E1_H01E0101 F6 arc: E3_H06E0103 Q2 arc: E3_H06E0203 Q4 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 F1 arc: H01W0000 F1 arc: M2 V00B0100 arc: M4 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N3_V06N0003 Q0 arc: S1_V02S0701 F7 arc: S3_V06S0103 F1 arc: W1_H02W0301 Q1 arc: W3_H06W0103 F1 word: SLICEA.K0.INIT 0000000011111100 word: SLICEA.K1.INIT 1111001111000000 word: SLICED.K0.INIT 0000111111110000 word: SLICED.K1.INIT 0000111111110000 word: SLICEC.K0.INIT 1111110000001100 word: SLICEC.K1.INIT 1111111100000000 word: SLICEB.K0.INIT 1111110000001100 word: SLICEB.K1.INIT 1111111100000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 .tile R55C13:PLC2 arc: E1_H02E0101 E1_H01W0100 arc: E1_H02E0201 N1_V02S0201 arc: E3_H06E0303 N1_V01S0100 arc: H00L0000 V02S0001 arc: H00L0100 N1_V02S0101 arc: H00R0000 V02N0601 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 H02W0301 arc: N1_V02N0401 W1_H02E0401 arc: N1_V02N0501 S1_V02N0501 arc: N3_V06N0003 H01E0001 arc: N3_V06N0203 E3_H06W0203 arc: N3_V06N0303 H06W0303 arc: S1_V02S0101 N3_V06S0103 arc: S1_V02S0501 E1_H02W0501 arc: S1_V02S0601 H02E0601 arc: S1_V02S0701 V01N0101 arc: S3_V06S0003 N1_V02S0301 arc: S3_V06S0203 N3_V06S0203 arc: V00T0100 V02N0501 arc: V01S0100 N3_V06S0303 arc: W1_H02W0001 V06S0003 arc: W1_H02W0201 V06S0103 arc: W1_H02W0301 H01E0101 arc: W1_H02W0401 N3_V06S0203 arc: W1_H02W0601 V06N0303 arc: W1_H02W0701 E1_H02W0701 arc: W3_H06W0203 S3_V06N0203 arc: B3 V02S0101 arc: B5 H00R0000 arc: C0 H00R0100 arc: C1 H00R0100 arc: C3 E1_H02W0401 arc: C4 V00B0100 arc: C5 H02E0401 arc: C6 V00B0100 arc: C7 V00B0100 arc: CE1 H02E0101 arc: CE2 H00L0000 arc: CLK0 G_HPBX0000 arc: D0 E1_H02W0001 arc: D1 S1_V02N0001 arc: D3 V00T0100 arc: D4 S1_V02N0401 arc: D5 H00L0100 arc: D6 S1_V02N0601 arc: D7 H02W0201 arc: E1_H01E0001 Q5 arc: E1_H01E0101 F3 arc: E1_H02E0301 Q3 arc: E1_H02E0601 F4 arc: E1_H02E0701 Q5 arc: E3_H06E0003 F3 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0100 Q5 arc: H01W0000 Q5 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0101 F7 arc: S1_V02S0201 F0 arc: S1_V02S0401 F6 arc: S3_V06S0303 Q5 arc: V00B0100 Q5 arc: V01S0000 F1 arc: W1_H02W0501 Q5 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1111001111000000 word: SLICED.K0.INIT 0000111111110000 word: SLICED.K1.INIT 0000111111110000 word: SLICEA.K0.INIT 0000111111110000 word: SLICEA.K1.INIT 0000111111110000 word: SLICEC.K0.INIT 0000111111110000 word: SLICEC.K1.INIT 0000111100001100 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.A1MUX 1 .tile R55C14:PLC2 arc: E1_H02E0201 V01N0001 arc: E1_H02E0401 H01E0001 arc: E1_H02E0501 V02N0501 arc: E1_H02E0601 V01N0001 arc: E3_H06E0103 V06S0103 arc: H00L0000 V02S0201 arc: H00R0000 V02S0401 arc: N1_V02N0001 N1_V01S0000 arc: N1_V02N0101 V01N0101 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 E3_H06W0003 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0501 N1_V01S0100 arc: N1_V02N0601 V01N0001 arc: N1_V02N0701 H06E0203 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 E3_H06W0103 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 E3_H06W0303 arc: S1_V02S0001 N3_V06S0003 arc: S1_V02S0401 N3_V06S0203 arc: S1_V02S0501 E1_H01W0100 arc: S1_V02S0601 E1_H01W0000 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N1_V02S0201 arc: V00B0100 V02N0101 arc: V00T0000 V02N0601 arc: V00T0100 H02W0301 arc: W1_H02W0201 V06S0103 arc: W1_H02W0301 E1_H02W0201 arc: W1_H02W0401 V01N0001 arc: W1_H02W0601 H01E0001 arc: W1_H02W0701 E3_H06W0203 arc: A3 E1_H01E0001 arc: A5 N1_V01N0101 arc: A7 N1_V01N0101 arc: B2 H02E0301 arc: B3 N1_V02S0101 arc: B4 V02S0701 arc: B5 H02E0101 arc: B6 H02W0101 arc: B7 H02E0101 arc: C0 W1_H02E0601 arc: C1 W1_H02E0601 arc: C2 V02N0601 arc: C3 N1_V02S0401 arc: C4 V00T0000 arc: C5 H02W0601 arc: C6 V00T0000 arc: C7 H02W0601 arc: CE1 V02S0201 arc: CE2 H00L0000 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D0 V00T0100 arc: D1 V00B0100 arc: D2 H01E0101 arc: D3 H00R0000 arc: D4 N1_V02S0601 arc: D5 H02E0201 arc: D6 E1_H02W0001 arc: D7 H02E0201 arc: E1_H01E0001 Q2 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0100 Q6 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F0 arc: N1_V01N0101 Q4 arc: S1_V02S0301 F1 arc: S1_V02S0701 F5 arc: S3_V06S0203 F7 arc: S3_V06S0303 F5 arc: V01S0000 F3 arc: V01S0100 F7 word: SLICEC.K0.INIT 1100111111000000 word: SLICEC.K1.INIT 0000000000010000 word: SLICEB.K0.INIT 1100111111000000 word: SLICEB.K1.INIT 0000000000000001 word: SLICED.K0.INIT 1100111111000000 word: SLICED.K1.INIT 1000000000000000 word: SLICEA.K0.INIT 0000111111110000 word: SLICEA.K1.INIT 0000111111110000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 .tile R55C15:PLC2 arc: E1_H02E0001 N3_V06S0003 arc: E1_H02E0101 V06S0103 arc: E1_H02E0201 V06S0103 arc: E1_H02E0301 V02N0301 arc: E1_H02E0601 S1_V02N0601 arc: E1_H02E0701 W3_H06E0203 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0103 S3_V06N0103 arc: E3_H06E0203 W3_H06E0203 arc: H00L0000 V02S0201 arc: H00R0100 S1_V02N0701 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0201 H02E0201 arc: N1_V02N0301 H06E0003 arc: N1_V02N0501 H06E0303 arc: N1_V02N0601 E1_H02W0601 arc: N1_V02N0701 S3_V06N0203 arc: N3_V06N0003 E3_H06W0003 arc: N3_V06N0103 S1_V02N0201 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0101 N1_V02S0101 arc: S1_V02S0301 N1_V02S0301 arc: S1_V02S0401 N1_V02S0101 arc: S1_V02S0501 N3_V06S0303 arc: S1_V02S0601 W1_H02E0601 arc: S1_V02S0701 W1_H02E0701 arc: S3_V06S0003 N1_V02S0001 arc: S3_V06S0203 N1_V02S0701 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 V02S0001 arc: V00B0100 H02W0701 arc: V00T0100 V02N0501 arc: V01S0000 N3_V06S0103 arc: W1_H02W0001 V06S0003 arc: W1_H02W0101 V02S0101 arc: W1_H02W0301 V02S0301 arc: W1_H02W0401 V01N0001 arc: W1_H02W0501 V01N0101 arc: W1_H02W0601 V06S0303 arc: W1_H02W0701 E1_H02W0701 arc: W3_H06W0003 E3_H06W0003 arc: B7 N1_V02S0501 arc: C0 H02E0401 arc: C1 H02E0401 arc: C5 V00T0000 arc: C7 V00T0100 arc: CE1 H00R0100 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D0 H02W0201 arc: D1 V00B0100 arc: D5 V00B0000 arc: D7 S1_V02N0401 arc: E1_H01E0001 F7 arc: E1_H01E0101 Q5 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H01W0000 F0 arc: H01W0100 F1 arc: M2 H02W0601 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q7 arc: N3_V06N0203 F7 arc: V00T0000 Q2 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1111000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1100111111000000 word: SLICEA.K0.INIT 0000111111110000 word: SLICEA.K1.INIT 0000111111110000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 .tile R55C16:PLC2 arc: E1_H02E0001 E3_H06W0003 arc: E3_H06E0103 W3_H06E0003 arc: H00L0000 V02S0001 arc: H00L0100 H02E0101 arc: H00R0000 V02S0401 arc: N1_V02N0001 H06W0003 arc: N1_V02N0101 H06W0103 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 H06W0003 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0501 H06E0303 arc: N1_V02N0601 E3_H06W0303 arc: N1_V02N0701 S1_V02N0701 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 E1_H01W0100 arc: S1_V02S0001 N1_V02S0501 arc: S1_V02S0301 W3_H06E0003 arc: S1_V02S0501 W1_H02E0501 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N1_V02S0101 arc: S3_V06S0203 N3_V06S0103 arc: V00B0000 N1_V02S0001 arc: V00B0100 H02W0501 arc: V00T0000 V02N0401 arc: W1_H02W0001 H01E0001 arc: W1_H02W0201 V06S0103 arc: W1_H02W0601 N1_V02S0601 arc: W1_H02W0701 N1_V02S0701 arc: W3_H06W0303 S3_V06N0303 arc: B1 H01W0100 arc: B3 H02E0301 arc: B5 H00L0000 arc: B6 H01E0101 arc: C1 H00L0000 arc: C3 H00L0100 arc: C5 V02N0201 arc: C6 W1_H02E0601 arc: CE0 V02S0201 arc: CE1 H02W0101 arc: CE2 V02S0601 arc: CLK0 G_HPBX0000 arc: D0 H00R0000 arc: D1 V00T0100 arc: D3 N1_V02S0001 arc: D4 E1_H02W0001 arc: D5 S1_V02N0601 arc: D6 V00B0000 arc: D7 H02E0201 arc: E3_H06E0203 Q4 arc: E3_H06E0303 Q6 arc: F0 F5A_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F5D_SLICE arc: H01W0100 Q3 arc: M0 V00B0100 arc: M4 V00B0100 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q0 arc: V00T0100 F3 arc: V01S0100 Q6 arc: W3_H06W0003 Q0 arc: W3_H06W0203 Q4 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1111001111000000 word: SLICED.K0.INIT 1111110000001100 word: SLICED.K1.INIT 1111111100000000 word: SLICEA.K0.INIT 1111111100000000 word: SLICEA.K1.INIT 1100111111000000 word: SLICEC.K0.INIT 1111111100000000 word: SLICEC.K1.INIT 1111001111000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.A1MUX 1 .tile R55C17:PLC2 arc: E1_H02E0001 V01N0001 arc: E1_H02E0201 W1_H02E0701 arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0501 V06S0303 arc: E1_H02E0601 E1_H01W0000 arc: E1_H02E0701 V02S0701 arc: E3_H06E0203 V06N0203 arc: H00R0000 V02S0401 arc: N1_V02N0001 N3_V06S0003 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0301 E1_H01W0100 arc: N1_V02N0401 H02W0401 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0601 E3_H06W0303 arc: N3_V06N0003 E3_H06W0003 arc: N3_V06N0103 E1_H01W0100 arc: N3_V06N0303 E3_H06W0303 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0401 S3_V06N0203 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 N1_V02S0701 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 S1_V02N0001 arc: V00B0100 H02W0501 arc: V00T0100 V02S0701 arc: W1_H02W0101 V02S0101 arc: W1_H02W0501 V02S0501 arc: W1_H02W0601 V02S0601 arc: W1_H02W0701 V02S0701 arc: W3_H06W0003 E3_H06W0303 arc: A3 E1_H02W0701 arc: A7 E1_H01W0000 arc: B1 V02N0301 arc: B2 V02S0301 arc: B3 H02W0101 arc: B5 V01S0000 arc: B7 N1_V01S0000 arc: C1 N1_V01S0100 arc: C2 E1_H02W0601 arc: C3 W1_H02E0601 arc: C5 V02S0001 arc: C7 H02W0601 arc: CE0 V02S0201 arc: CE2 V02S0601 arc: CLK0 G_HPBX0000 arc: D1 H02W0201 arc: D2 V00B0100 arc: D3 H00R0000 arc: D4 V00B0000 arc: D5 H01W0000 arc: D6 H00L0100 arc: D7 H00L0100 arc: E1_H01E0001 F6 arc: E1_H01E0101 Q4 arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F5D_SLICE arc: H00L0100 F3 arc: H01W0000 F1 arc: H01W0100 Q6 arc: M4 V00T0100 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N3_V06N0203 Q4 arc: V00T0000 F2 arc: V01S0000 Q1 arc: W3_H06W0203 Q4 arc: W3_H06W0303 F6 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111001111000000 word: SLICEB.K0.INIT 0000000011111100 word: SLICEB.K1.INIT 1000110010000000 word: SLICED.K0.INIT 1111111100000000 word: SLICED.K1.INIT 1111111110001111 word: SLICEC.K0.INIT 1111111100000000 word: SLICEC.K1.INIT 1100111111000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.A1MUX 1 .tile R55C18:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: E1_H02E0401 V02S0401 arc: E1_H02E0601 N3_V06S0303 arc: H00R0000 V02S0601 arc: H00R0100 V02N0701 arc: H01W0000 W3_H06E0103 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0001 E3_H06W0003 arc: N1_V02N0101 S1_V02N0001 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 H01E0101 arc: N1_V02N0401 H06W0203 arc: N1_V02N0501 H02E0501 arc: N1_V02N0601 E1_H01W0000 arc: N3_V06N0003 H01E0001 arc: N3_V06N0303 S1_V02N0501 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0301 E1_H02W0301 arc: S1_V02S0401 V01N0001 arc: S1_V02S0501 H06W0303 arc: S1_V02S0701 W3_H06E0203 arc: S3_V06S0003 N1_V02S0301 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 W3_H06E0203 arc: V00B0000 E1_H02W0601 arc: V00B0100 H02E0701 arc: V00T0000 E1_H02W0201 arc: V00T0100 V02S0501 arc: V01S0100 S3_V06N0303 arc: W1_H02W0001 E1_H02W0501 arc: W1_H02W0101 E1_H02W0001 arc: W1_H02W0201 E1_H02W0701 arc: W1_H02W0401 N3_V06S0203 arc: W1_H02W0501 E1_H02W0401 arc: W1_H02W0601 S1_V02N0601 arc: B1 V00T0000 arc: B3 V02N0301 arc: B5 H02W0101 arc: B7 H02E0301 arc: C1 N1_V01S0100 arc: C3 H00R0100 arc: C5 V02S0001 arc: C6 S1_V02N0201 arc: C7 H02E0601 arc: CE0 H00R0000 arc: CE1 V02S0201 arc: CE2 V02S0601 arc: CLK0 G_HPBX0000 arc: D0 V02N0201 arc: D1 V01S0100 arc: D3 V00T0100 arc: D4 V00B0000 arc: D5 H00L0100 arc: D6 V02S0401 arc: D7 H02E0201 arc: E1_H01E0101 Q3 arc: E3_H06E0003 Q0 arc: F0 F5A_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F5D_SLICE arc: H00L0100 F3 arc: H01W0100 Q4 arc: M0 V00B0100 arc: M4 V00B0100 arc: M6 H02W0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0101 Q4 arc: N3_V06N0203 Q4 arc: S3_V06S0303 F6 arc: V01S0000 Q0 arc: W3_H06W0003 Q0 arc: W3_H06W0203 Q4 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1111001111000000 word: SLICEA.K0.INIT 1111111100000000 word: SLICEA.K1.INIT 1111001111000000 word: SLICED.K0.INIT 0000111111111111 word: SLICED.K1.INIT 0000001111001111 word: SLICEC.K0.INIT 1111111100000000 word: SLICEC.K1.INIT 1100111111000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.A1MUX 1 .tile R55C19:PLC2 arc: E1_H02E0001 N1_V02S0001 arc: E1_H02E0101 W1_H02E0001 arc: E1_H02E0201 V02S0201 arc: E1_H02E0301 V02S0301 arc: E3_H06E0003 H01E0001 arc: H00L0000 N1_V02S0201 arc: H00R0100 S1_V02N0701 arc: N1_V02N0001 W3_H06E0003 arc: N1_V02N0101 H02W0101 arc: N1_V02N0201 N1_V01S0000 arc: N1_V02N0301 E1_H01W0100 arc: N1_V02N0601 H02E0601 arc: N1_V02N0701 H06W0203 arc: N3_V06N0103 H06W0103 arc: S1_V02S0001 E1_H01W0000 arc: S1_V02S0301 S3_V06N0003 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0303 N1_V02S0501 arc: V00B0000 H02E0401 arc: V00B0100 S1_V02N0301 arc: V00T0000 E1_H02W0001 arc: V00T0100 W1_H02E0301 arc: V01S0100 N3_V06S0303 arc: W1_H02W0101 H01E0101 arc: W1_H02W0401 S1_V02N0401 arc: W1_H02W0501 E1_H02W0501 arc: W1_H02W0601 E1_H01W0000 arc: W1_H02W0701 S3_V06N0203 arc: W3_H06W0003 E1_H01W0000 arc: W3_H06W0103 V01N0101 arc: A1 E1_H02W0701 arc: A3 E1_H02W0501 arc: A5 E1_H01W0000 arc: A6 V02S0101 arc: B1 V00B0000 arc: B2 V01N0001 arc: B3 H00R0000 arc: B4 H00L0000 arc: B5 S1_V02N0501 arc: B6 V02S0701 arc: C1 V02N0401 arc: C2 H00R0100 arc: C3 S1_V02N0601 arc: C4 V00B0100 arc: C5 V00T0000 arc: C6 E1_H01E0101 arc: C7 V00T0100 arc: D1 S1_V02N0201 arc: D2 V02S0001 arc: D3 E1_H02W0001 arc: D4 V02S0401 arc: D5 H00L0100 arc: D6 H00R0100 arc: D7 S1_V02N0401 arc: E1_H01E0001 F7 arc: E1_H01E0101 F7 arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 F1 arc: H00R0000 F6 arc: H01W0000 F2 arc: N1_V01N0001 F3 arc: N3_V06N0303 F5 arc: V01S0000 F7 arc: W3_H06W0203 F4 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000010101100 word: SLICED.K0.INIT 0000000010101100 word: SLICED.K1.INIT 0000111100000000 word: SLICEB.K0.INIT 1100111111000000 word: SLICEB.K1.INIT 0010000000100010 word: SLICEC.K0.INIT 1100111111000000 word: SLICEC.K1.INIT 0000000010001010 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 .tile R55C20:PLC2 arc: E1_H02E0201 N1_V01S0000 arc: E1_H02E0401 N1_V01S0000 arc: E1_H02E0601 V02S0601 arc: E1_H02E0701 N3_V06S0203 arc: E3_H06E0203 W3_H06E0103 arc: H00L0000 S1_V02N0201 arc: H00L0100 S1_V02N0301 arc: H00R0100 N1_V02S0701 arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0301 H02E0301 arc: N1_V02N0401 H06E0203 arc: N1_V02N0501 H06W0303 arc: N1_V02N0701 E3_H06W0203 arc: N3_V06N0203 H06W0203 arc: S1_V02S0001 H02W0001 arc: S1_V02S0101 V01N0101 arc: S1_V02S0201 S3_V06N0103 arc: S1_V02S0401 N1_V02S0101 arc: S1_V02S0501 N1_V02S0501 arc: S1_V02S0601 H01E0001 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0203 arc: V00B0100 V02S0301 arc: V00T0000 S1_V02N0601 arc: V00T0100 E1_H02W0301 arc: W1_H02W0001 N1_V01S0000 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0201 V02S0201 arc: W1_H02W0401 N1_V01S0000 arc: W1_H02W0501 V06S0303 arc: W1_H02W0601 N3_V06S0303 arc: W1_H02W0701 V02S0701 arc: W3_H06W0003 E3_H06W0303 arc: W3_H06W0203 E3_H06W0103 arc: A3 S1_V02N0501 arc: A7 E1_H02W0501 arc: B0 H00R0100 arc: B3 H02E0101 arc: B4 H02W0301 arc: B5 V02N0701 arc: B7 H02E0101 arc: C0 V02N0401 arc: C1 H00L0000 arc: C3 S1_V02N0401 arc: C4 V00B0100 arc: C5 V02S0201 arc: C7 V00T0000 arc: CE2 N1_V02S0601 arc: CLK0 G_HPBX0000 arc: D0 N1_V01S0000 arc: D1 H02E0201 arc: D2 V00T0100 arc: D3 V00T0100 arc: D4 H00L0100 arc: D5 V00B0000 arc: D6 E1_H02W0001 arc: D7 E1_H02W0001 arc: E1_H01E0001 F1 arc: E1_H01E0101 F1 arc: E1_H02E0301 F1 arc: E1_H02E0501 F5 arc: E3_H06E0103 F1 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H01W0000 F1 arc: H01W0100 Q6 arc: M2 H02W0601 arc: M6 N1_V01N0101 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q6 arc: N1_V01N0101 F0 arc: N1_V02N0001 F2 arc: N3_V06N0103 F1 arc: N3_V06N0303 F6 arc: S1_V02S0301 F1 arc: V00B0000 F4 arc: V01S0000 F1 arc: V01S0100 Q4 arc: W1_H02W0301 F1 arc: W3_H06W0103 Q2 arc: W3_H06W0303 F5 word: SLICEC.K0.INIT 1111110000110000 word: SLICEC.K1.INIT 0011000000111111 word: SLICEA.K0.INIT 0000000011111100 word: SLICEA.K1.INIT 1111000000000000 word: SLICEB.K0.INIT 1111111100000000 word: SLICEB.K1.INIT 1111111110001111 word: SLICED.K0.INIT 1111111100000000 word: SLICED.K1.INIT 1111111110001111 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 .tile R55C21:PLC2 arc: E1_H02E0001 E3_H06W0003 arc: E1_H02E0101 W1_H02E0001 arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0401 H01E0001 arc: E1_H02E0601 H01E0001 arc: E1_H02E0701 W3_H06E0203 arc: E3_H06E0103 W3_H06E0003 arc: H00L0100 V02S0301 arc: H00R0000 S1_V02N0401 arc: H00R0100 N1_V02S0701 arc: N1_V02N0001 H01E0001 arc: N1_V02N0101 E3_H06W0103 arc: N1_V02N0201 H01E0001 arc: N1_V02N0301 H06E0003 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0501 E1_H01W0100 arc: N1_V02N0601 H02W0601 arc: N1_V02N0701 H02E0701 arc: N3_V06N0003 H06E0003 arc: N3_V06N0103 E1_H01W0100 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0101 W3_H06E0103 arc: S1_V02S0301 V01N0101 arc: S1_V02S0401 H06W0203 arc: S1_V02S0601 H01E0001 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 H02E0401 arc: V00B0100 N1_V02S0301 arc: V00T0000 N1_V02S0601 arc: V00T0100 V02S0501 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0301 V06N0003 arc: W1_H02W0501 H01E0101 arc: W1_H02W0701 W3_H06E0203 arc: W3_H06W0203 E1_H01W0000 arc: W3_H06W0303 N3_V06S0303 arc: A3 V00T0000 arc: A5 E1_H02W0501 arc: B0 H02E0301 arc: B3 H00R0100 arc: B4 S1_V02N0501 arc: B5 S1_V02N0701 arc: B6 H01E0101 arc: C0 H02W0401 arc: C3 H02E0601 arc: C4 H01E0001 arc: C5 H02E0401 arc: C6 V00B0100 arc: CE0 H00L0100 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: D0 H00R0000 arc: D1 V02N0001 arc: D3 N1_V02S0201 arc: D4 H02E0201 arc: D5 V02S0601 arc: D6 E1_H02W0201 arc: D7 H02W0201 arc: E1_H01E0001 F3 arc: E1_H01E0101 F5 arc: E3_H06E0003 Q0 arc: E3_H06E0303 Q6 arc: F0 F5A_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: LSR0 V00T0100 arc: LSR1 V00T0100 arc: M0 V00B0000 arc: M6 H02E0401 arc: MUXCLK0 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR0 arc: MUXLSR3 LSR1 arc: N3_V06N0303 F6 arc: W1_H02W0601 F4 arc: W3_H06W0003 F0 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1001000000001001 word: SLICEC.K0.INIT 0000000011111100 word: SLICEC.K1.INIT 1011000010000000 word: SLICEA.K0.INIT 0011000011111100 word: SLICEA.K1.INIT 0000000011111111 word: SLICED.K0.INIT 0011000011111100 word: SLICED.K1.INIT 0000000011111111 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 .tile R55C22:PLC2 arc: E1_H02E0101 N1_V02S0101 arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0501 W3_H06E0303 arc: E1_H02E0701 W3_H06E0203 arc: H00L0000 H02W0001 arc: H00R0100 V02S0501 arc: H01W0000 E3_H06W0103 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0001 H02E0001 arc: N1_V02N0101 W3_H06E0103 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 H06E0003 arc: N1_V02N0401 W3_H06E0203 arc: N1_V02N0501 W1_H02E0501 arc: N1_V02N0601 H01E0001 arc: N1_V02N0701 H02E0701 arc: N3_V06N0203 S1_V02N0401 arc: S1_V02S0001 N1_V02S0001 arc: S1_V02S0101 H06W0103 arc: S1_V02S0201 N1_V02S0201 arc: S1_V02S0501 N3_V06S0303 arc: S1_V02S0601 H02W0601 arc: V00T0000 V02N0401 arc: V00T0100 H02W0101 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0301 H01E0101 arc: W1_H02W0401 N1_V01S0000 arc: W1_H02W0501 V02N0501 arc: W1_H02W0601 V06S0303 arc: W3_H06W0003 N3_V06S0003 arc: W3_H06W0203 E3_H06W0203 arc: W3_H06W0303 E1_H01W0100 arc: A1 H00L0000 arc: A3 V00T0000 arc: A5 E1_H02W0501 arc: A7 E1_H02W0701 arc: B0 V02S0101 arc: B1 S1_V02N0101 arc: B3 H02W0301 arc: B4 H02E0301 arc: B5 E1_H02W0101 arc: B7 H02W0301 arc: C0 H02E0601 arc: C1 W1_H02E0401 arc: C3 H02W0401 arc: C4 H02E0401 arc: C5 W1_H02E0401 arc: C7 H02W0401 arc: CLK0 G_HPBX0000 arc: D0 W1_H02E0201 arc: D1 V02S0001 arc: D2 V01S0100 arc: D3 V00B0100 arc: D4 W1_H02E0201 arc: D5 H00R0100 arc: D6 H00L0100 arc: D7 H00L0100 arc: E1_H01E0101 F0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H00L0100 F1 arc: H01W0100 Q6 arc: M2 V00B0000 arc: M6 V00T0100 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N3_V06N0103 F2 arc: N3_V06N0303 F6 arc: V00B0000 F4 arc: V00B0100 F5 arc: V01S0100 F5 arc: W3_H06W0103 Q2 word: SLICEC.K0.INIT 0000000011111100 word: SLICEC.K1.INIT 1011000010000000 word: SLICEA.K0.INIT 0000000011111100 word: SLICEA.K1.INIT 1011000010000000 word: SLICED.K0.INIT 1111111100000000 word: SLICED.K1.INIT 1111111110001111 word: SLICEB.K0.INIT 1111111100000000 word: SLICEB.K1.INIT 1111111110001111 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 .tile R55C23:PLC2 arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0601 V02S0601 arc: H00L0000 E1_H02W0001 arc: H00R0000 V02S0601 arc: H00R0100 V02S0701 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0201 N3_V06S0103 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0601 N3_V06S0303 arc: S1_V02S0201 H06E0103 arc: S1_V02S0501 H02E0501 arc: S1_V02S0701 E1_H02W0701 arc: S3_V06S0203 N3_V06S0103 arc: V00T0000 S1_V02N0401 arc: V00T0100 V02S0501 arc: W1_H02W0001 S3_V06N0003 arc: W1_H02W0101 H01E0101 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0301 V02N0301 arc: W1_H02W0401 S1_V02N0401 arc: W1_H02W0501 E1_H02W0501 arc: W1_H02W0601 V06S0303 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0203 E3_H06W0203 arc: A1 H00L0000 arc: A5 V02S0101 arc: B0 W1_H02E0101 arc: B1 H02E0301 arc: B3 S1_V02N0301 arc: B5 E1_H02W0301 arc: B7 V02N0501 arc: C0 W1_H02E0401 arc: C1 V02S0601 arc: C3 V02N0601 arc: C5 V00T0000 arc: C7 V02S0201 arc: CE1 V02N0201 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: D0 H00R0000 arc: D1 S1_V02N0001 arc: D3 V02S0001 arc: D4 H00L0100 arc: D5 H00L0100 arc: D6 V02S0401 arc: D7 H01W0000 arc: E1_H01E0101 F0 arc: E3_H06E0303 Q6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F5D_SLICE arc: H00L0100 F1 arc: H01W0000 F3 arc: H01W0100 Q4 arc: M4 E1_H01E0101 arc: M6 V00T0100 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q6 arc: N3_V06N0203 F4 arc: N3_V06N0303 Q6 arc: V01S0000 F4 arc: V01S0100 Q3 arc: W3_H06W0303 Q6 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1111001111000000 word: SLICEA.K0.INIT 0000000011111100 word: SLICEA.K1.INIT 1011000010000000 word: SLICED.K0.INIT 1111111100000000 word: SLICED.K1.INIT 1100111111000000 word: SLICEC.K0.INIT 1111111100000000 word: SLICEC.K1.INIT 1111111110001111 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 .tile R55C24:PLC2 arc: E3_H06E0103 W3_H06E0003 arc: H00L0000 V02N0001 arc: H00R0000 H02W0401 arc: N1_V02N0001 N1_V01S0000 arc: N1_V02N0101 W1_H02E0101 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 W1_H02E0301 arc: N1_V02N0701 W1_H02E0701 arc: N3_V06N0003 W3_H06E0003 arc: N3_V06N0103 H06W0103 arc: S1_V02S0201 E1_H02W0201 arc: S3_V06S0003 N1_V02S0001 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0303 N3_V06S0203 arc: V00T0000 E1_H02W0201 arc: V01S0100 N3_V06S0303 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0501 E1_H02W0501 arc: W1_H02W0701 V02N0701 arc: W3_H06W0203 V06S0203 arc: A1 H00L0000 arc: A7 H00R0000 arc: B1 V02N0301 arc: B6 V02S0501 arc: B7 W1_H02E0301 arc: C1 H02E0401 arc: C6 V00T0000 arc: C7 H02E0601 arc: CLK0 G_HPBX0000 arc: D0 V00B0100 arc: D1 V00B0100 arc: D6 V02S0601 arc: D7 H02W0201 arc: E3_H06E0003 F0 arc: F0 F5A_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: M0 V00B0000 arc: MUXCLK0 CLK0 arc: V00B0000 F6 arc: V00B0100 F7 arc: W1_H02W0201 Q0 arc: W3_H06W0003 F0 word: SLICED.K0.INIT 0000000011111100 word: SLICED.K1.INIT 1011000010000000 word: SLICEA.K0.INIT 1111111100000000 word: SLICEA.K1.INIT 1111111110001111 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 .tile R55C25:PLC2 arc: E1_H02E0601 N3_V06S0303 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0601 S1_V02N0301 arc: N3_V06N0103 S1_V02N0101 arc: N3_V06N0203 H06W0203 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 N1_V02S0701 arc: W1_H02W0001 E1_H02W0001 arc: W1_H02W0201 N1_V01S0000 arc: W1_H02W0301 V02N0301 arc: W1_H02W0401 E1_H02W0101 arc: W1_H02W0501 S3_V06N0303 arc: W1_H02W0701 S3_V06N0203 arc: W3_H06W0103 S3_V06N0103 .tile R55C26:PLC2 arc: E1_H02E0201 N3_V06S0103 arc: E1_H02E0601 E1_H01W0000 arc: H00R0100 S1_V02N0701 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0401 H06W0203 arc: N3_V06N0103 E1_H01W0100 arc: S1_V02S0001 N1_V02S0001 arc: S1_V02S0401 W3_H06E0203 arc: S1_V02S0601 N3_V06S0303 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0203 N3_V06S0203 arc: V00B0000 V02S0201 arc: V00T0100 H02W0301 arc: V01S0000 S3_V06N0103 arc: W1_H02W0201 W3_H06E0103 arc: W1_H02W0501 S3_V06N0303 arc: W3_H06W0103 E3_H06W0003 arc: CE0 E1_H02W0101 arc: CE1 E1_H02W0101 arc: CE2 H00R0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: E1_H01E0101 Q2 arc: E3_H06E0203 Q4 arc: E3_H06E0303 Q6 arc: M0 V00T0100 arc: M2 V00B0000 arc: M4 E1_H01E0101 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N3_V06N0203 Q4 arc: N3_V06N0303 Q6 arc: V00T0000 Q0 arc: W3_H06W0203 Q4 arc: W3_H06W0303 Q6 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R55C27:PLC2 arc: E1_H02E0601 N3_V06S0303 arc: H00R0000 V02S0401 arc: N1_V02N0001 W3_H06E0003 arc: N1_V02N0101 H06E0103 arc: N1_V02N0201 W3_H06E0103 arc: N1_V02N0401 N3_V06S0203 arc: N3_V06N0003 H06E0003 arc: N3_V06N0303 W3_H06E0303 arc: S1_V02S0201 H02E0201 arc: S3_V06S0203 N3_V06S0103 arc: V00B0000 W1_H02E0601 arc: V00T0100 V02S0701 arc: W1_H02W0001 S3_V06N0003 arc: W1_H02W0101 S3_V06N0103 arc: W1_H02W0301 N3_V06S0003 arc: CE0 H00R0000 arc: CE1 H00R0000 arc: CE2 H02W0101 arc: CE3 H02W0101 arc: CLK0 G_HPBX0000 arc: E3_H06E0003 Q0 arc: E3_H06E0103 Q2 arc: H01W0000 Q6 arc: H01W0100 Q0 arc: M0 H02E0601 arc: M2 N1_V01N0001 arc: M4 V00B0000 arc: M6 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q4 arc: N3_V06N0103 Q2 arc: W3_H06W0003 Q0 arc: W3_H06W0103 Q2 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R55C28:PLC2 arc: E1_H02E0001 N3_V06S0003 arc: E1_H02E0101 N1_V01S0100 arc: E1_H02E0601 E1_H01W0000 arc: H00L0100 V02S0301 arc: H00R0000 V02S0401 arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0201 N1_V01S0000 arc: N1_V02N0601 N1_V01S0000 arc: S1_V02S0301 N1_V02S0201 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 H02E0601 arc: V00B0100 N1_V02S0301 arc: W1_H02W0101 N1_V01S0100 arc: CE0 H00L0100 arc: CE1 H00R0000 arc: CE2 H00R0000 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: E1_H02E0201 Q2 arc: E3_H06E0203 Q4 arc: M0 V00B0100 arc: M2 N1_V01N0001 arc: M4 V00T0000 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q6 arc: N1_V02N0401 Q4 arc: N3_V06N0103 Q2 arc: N3_V06N0203 Q4 arc: V00T0000 Q0 arc: W3_H06W0103 Q2 arc: W3_H06W0203 Q4 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R55C29:PLC2 arc: E1_H02E0101 V06S0103 arc: E1_H02E0201 V06S0103 arc: E1_H02E0601 E1_H01W0000 arc: H00R0100 S1_V02N0701 arc: N1_V02N0201 N3_V06S0103 arc: N1_V02N0601 W3_H06E0303 arc: N3_V06N0303 H06E0303 arc: S1_V02S0201 N3_V06S0103 arc: S1_V02S0501 N1_V02S0401 arc: S1_V02S0601 N1_V02S0601 arc: V00B0000 V02N0201 arc: V00T0000 H02E0001 arc: CE0 H00R0100 arc: CE1 H02E0101 arc: CE2 H00R0100 arc: CE3 H02E0101 arc: CLK0 G_HPBX0000 arc: E1_H01E0101 Q2 arc: E1_H02E0401 Q4 arc: H01W0000 Q6 arc: M0 H02E0601 arc: M2 V00T0000 arc: M4 E1_H01E0101 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V02N0001 Q0 arc: N3_V06N0003 Q0 arc: N3_V06N0203 Q4 arc: W3_H06W0003 Q0 arc: W3_H06W0203 Q4 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R55C2:PLC2 arc: E1_H02E0301 V01N0101 arc: E1_H02E0601 E3_H06W0303 arc: E1_H02E0701 V02N0701 arc: H00L0000 V02N0201 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 H02E0101 arc: N1_V02N0701 S3_V06N0203 arc: S1_V02S0501 V01N0101 arc: S1_V02S0601 E1_H01W0000 arc: V00B0000 H02E0601 arc: V00B0100 V02S0301 arc: V00T0100 V02S0501 arc: CE0 S1_V02N0201 arc: CE1 S1_V02N0201 arc: CE2 S1_V02N0601 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: E1_H01E0001 Q4 arc: E1_H01E0101 Q0 arc: E1_H02E0001 Q2 arc: H01W0100 Q4 arc: M0 H02E0601 arc: M2 V00B0100 arc: M4 V00T0100 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V02N0401 Q6 arc: V01S0100 Q6 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R55C30:PLC2 arc: E1_H02E0701 E1_H01W0100 arc: H00L0000 N1_V02S0201 arc: H00R0000 N1_V02S0601 arc: N1_V02N0101 H02W0101 arc: N1_V02N0201 W1_H02E0201 arc: N1_V02N0401 H02E0401 arc: N3_V06N0003 H06E0003 arc: N3_V06N0103 H06E0103 arc: S1_V02S0401 N3_V06S0203 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0203 N1_V02S0701 arc: V00B0000 N1_V02S0001 arc: V00T0100 H02E0101 arc: A2 V01N0101 arc: A3 V01N0101 arc: A4 V00T0000 arc: A5 V00T0000 arc: A6 N1_V01N0101 arc: A7 S1_V02N0301 arc: B2 S1_V02N0301 arc: B3 V01N0001 arc: B4 V02N0501 arc: B5 H02W0301 arc: B6 V01S0000 arc: B7 N1_V02S0501 arc: C2 H00L0000 arc: C3 V02S0601 arc: C4 E1_H02W0401 arc: C5 V00T0100 arc: C6 H02E0601 arc: C7 V00B0100 arc: CE0 H02W0101 arc: CLK0 G_HPBX0000 arc: D2 H00R0000 arc: D3 N1_V02S0201 arc: D4 H02E0201 arc: D5 V00B0000 arc: D6 N1_V02S0401 arc: D7 V02S0401 arc: E1_H01E0101 F6 arc: E1_H02E0101 F3 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F7 arc: M0 H02W0601 arc: MUXCLK0 CLK0 arc: N1_V01N0101 F4 arc: V00B0100 F5 arc: V00T0000 Q0 arc: V01S0000 F2 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 1000101011001111 word: SLICEC.K1.INIT 1111010100110001 word: SLICED.K0.INIT 1000000000000000 word: SLICED.K1.INIT 1011000000000000 word: SLICEB.K0.INIT 1010111100100011 word: SLICEB.K1.INIT 1100001101000001 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ .tile R55C31:PLC2 arc: E1_H02E0101 V06S0103 arc: E1_H02E0401 V02N0401 arc: H00L0000 N1_V02S0201 arc: H00L0100 H02E0101 arc: H00R0000 H02W0601 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0401 H02W0401 arc: N1_V02N0701 H01E0101 arc: N3_V06N0203 H06E0203 arc: S1_V02S0401 N3_V06S0203 arc: S3_V06S0303 N1_V02S0601 arc: V00B0000 V02S0001 arc: V00T0000 V02S0401 arc: V00T0100 V02S0501 arc: W1_H02W0101 V06S0103 arc: W1_H02W0301 E1_H01W0100 arc: W1_H02W0601 E1_H01W0000 arc: A1 V01N0101 arc: A4 H02E0701 arc: B1 E1_H01W0100 arc: B4 H00R0000 arc: B5 S1_V02N0501 arc: C1 H00L0000 arc: C4 V00T0000 arc: C5 V02S0201 arc: CE1 V02N0201 arc: CE3 V02S0601 arc: CLK0 G_HPBX0000 arc: D1 V02S0201 arc: D4 H00R0100 arc: D5 H00L0100 arc: F1 F1_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: H00R0100 F5 arc: H01W0100 Q2 arc: M2 V00T0100 arc: M6 V00B0000 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q6 arc: N1_V01N0101 Q6 arc: N1_V02N0601 F4 arc: V01S0000 F1 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1100111101000101 word: SLICEC.K0.INIT 1001000000000000 word: SLICEC.K1.INIT 1100111100000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 .tile R55C32:PLC2 arc: N1_V02N0101 H02E0101 arc: N1_V02N0501 N3_V06S0303 arc: N3_V06N0203 W3_H06E0203 arc: N3_V06N0303 W3_H06E0303 arc: S1_V02S0201 N3_V06S0103 arc: S3_V06S0203 N1_V02S0701 arc: V00B0000 V02S0201 arc: V00T0000 S1_V02N0601 arc: V00T0100 V02S0501 arc: V01S0000 N3_V06S0103 arc: W1_H02W0401 W3_H06E0203 arc: W1_H02W0601 W3_H06E0303 arc: CE0 V02N0201 arc: CE1 H02E0101 arc: CE2 H02E0101 arc: CE3 H02E0101 arc: CLK0 G_HPBX0000 arc: H01W0000 Q0 arc: H01W0100 Q6 arc: M0 V00T0000 arc: M2 V00B0000 arc: M4 H02E0401 arc: M6 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q2 arc: N3_V06N0003 Q0 arc: V01S0100 Q4 arc: W3_H06W0003 Q0 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R55C33:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: S3_V06S0303 N3_V06S0203 arc: W1_H02W0201 W3_H06E0103 .tile R55C34:PLC2 arc: N1_V02N0401 H01E0001 .tile R55C3:PLC2 arc: H00L0000 V02N0001 arc: H00R0000 H02W0401 arc: H00R0100 V02S0501 arc: N1_V02N0001 H06W0003 arc: N1_V02N0201 W1_H02E0201 arc: N1_V02N0501 S1_V02N0501 arc: N1_V02N0601 S1_V02N0301 arc: N1_V02N0701 H01E0101 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0301 H02E0301 arc: S1_V02S0401 E1_H01W0000 arc: S1_V02S0601 H02E0601 arc: V00B0000 V02S0201 arc: V00T0000 H02E0001 arc: V00T0100 E1_H02W0101 arc: A1 H02E0701 arc: A3 H01E0001 arc: A4 V00T0000 arc: A5 V00T0000 arc: A6 N1_V01N0101 arc: A7 H02W0701 arc: B1 H00R0100 arc: B3 H00R0000 arc: B4 W1_H02E0301 arc: B5 H02W0301 arc: B6 V00B0100 arc: B7 H01E0101 arc: C1 H02W0601 arc: C3 H00L0000 arc: C4 V00T0100 arc: C5 W1_H02E0401 arc: C6 V02N0201 arc: C7 S1_V02N0201 arc: D1 V02S0001 arc: D3 V02S0001 arc: D4 H02W0201 arc: D5 H02W0001 arc: D6 V00B0000 arc: D7 E1_H02W0001 arc: E1_H01E0001 F6 arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F1 arc: N1_V01N0101 F4 arc: N1_V02N0101 F3 arc: S1_V02S0501 F5 arc: V00B0100 F7 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0001010100111111 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0001001101011111 word: SLICEC.K0.INIT 1000010000100001 word: SLICEC.K1.INIT 0001010100111111 word: SLICED.K0.INIT 1000000000000000 word: SLICED.K1.INIT 1000010000100001 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ .tile R55C4:PLC2 arc: H00L0100 V02N0101 arc: N1_V02N0401 V01N0001 arc: N1_V02N0501 N1_V01S0100 arc: N1_V02N0601 E1_H02W0601 arc: N1_V02N0701 E1_H02W0701 arc: S1_V02S0201 H01E0001 arc: S1_V02S0501 E1_H01W0100 arc: S3_V06S0303 N3_V06S0303 arc: W1_H02W0001 V02N0001 arc: W1_H02W0201 E1_H01W0000 arc: W1_H02W0301 V02S0301 arc: W1_H02W0401 E1_H01W0000 arc: W1_H02W0601 V02S0601 arc: A0 H00L0100 arc: A2 V01N0101 arc: B2 H01W0100 arc: B3 Q3 arc: B4 H00R0000 arc: B5 V00B0100 arc: B6 V00B0000 arc: B7 V01S0000 arc: CE1 E1_H02W0101 arc: CE2 E1_H02W0101 arc: CE3 E1_H02W0101 arc: CLK0 G_HPBX0000 arc: E1_H01E0101 Q3 arc: E1_H02E0401 Q4 arc: E1_H02E0501 Q7 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0000 Q4 arc: H01W0000 Q6 arc: H01W0100 Q2 arc: LSR0 H02W0301 arc: LSR1 H02W0301 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR1 LSR1 arc: MUXLSR2 LSR0 arc: MUXLSR3 LSR1 arc: N1_V01N0101 Q5 arc: S1_V02S0001 Q2 arc: S1_V02S0701 Q7 arc: V00B0000 Q6 arc: V00B0100 Q5 arc: V01S0000 Q7 arc: V01S0100 Q2 arc: W1_H02W0701 Q5 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 0110011010101010 word: SLICEB.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 0000000000001010 word: SLICEA.K1.INIT 1111111111111111 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 YES enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R55C5:PLC2 arc: E1_H02E0301 V01N0101 arc: E1_H02E0401 V06S0203 arc: E1_H02E0701 H01E0101 arc: N1_V02N0101 H01E0101 arc: N1_V02N0301 E1_H01W0100 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0601 H06W0303 arc: N3_V06N0103 E3_H06W0103 arc: S1_V02S0401 E1_H02W0401 arc: V00T0000 V02N0601 arc: W1_H02W0201 E1_H02W0701 arc: W1_H02W0301 V01N0101 arc: B0 V02S0301 arc: B1 Q1 arc: B2 H00L0000 arc: B3 Q3 arc: B4 H00R0000 arc: B5 V02N0701 arc: B6 V00B0000 arc: B7 V00B0100 arc: CE0 H02W0101 arc: CE1 H02W0101 arc: CE2 H02W0101 arc: CE3 H02W0101 arc: CLK0 G_HPBX0000 arc: E1_H01E0001 Q3 arc: E1_H01E0101 Q1 arc: E1_H02E0101 Q3 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: H00R0000 Q4 arc: H01W0000 Q7 arc: H01W0100 Q4 arc: LSR0 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR0 arc: MUXLSR1 LSR0 arc: MUXLSR2 LSR0 arc: MUXLSR3 LSR0 arc: N1_V01N0001 Q5 arc: N1_V01N0101 Q0 arc: S1_V02S0201 Q2 arc: V00B0000 Q6 arc: V00B0100 Q7 arc: V01S0000 Q6 arc: V01S0100 Q5 arc: W1_H02W0001 Q0 arc: W1_H02W0101 Q1 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 1100110000000000 word: SLICEB.K1.INIT 1100110000000000 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R55C6:PLC2 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0201 V02S0201 arc: E1_H02E0401 W1_H02E0401 arc: E1_H02E0501 W1_H02E0501 arc: E3_H06E0303 N3_V06S0303 arc: H00L0000 V02N0001 arc: H01W0100 E3_H06W0303 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0501 N1_V01S0100 arc: N1_V02N0601 N3_V06S0303 arc: N1_V02N0701 H02W0701 arc: N3_V06N0203 E3_H06W0203 arc: N3_V06N0303 E3_H06W0303 arc: S1_V02S0601 H01E0001 arc: V00B0100 V02N0101 arc: V00T0100 H02W0301 arc: W1_H02W0101 V01N0101 arc: W1_H02W0601 N1_V01S0000 arc: W1_H02W0701 H01E0101 arc: A4 V02S0101 arc: A5 H02E0701 arc: A7 E1_H01W0000 arc: B0 V00T0000 arc: B1 Q1 arc: B4 V02N0501 arc: B5 V02S0701 arc: B7 V02N0701 arc: C4 V00T0100 arc: C5 H02W0601 arc: C7 W1_H02E0401 arc: CE0 H00L0000 arc: CLK0 G_HPBX0000 arc: D4 V02S0401 arc: D5 V00B0000 arc: D7 S1_V02N0401 arc: E1_H01E0101 F4 arc: E1_H02E0301 Q1 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: LSR1 H02E0301 arc: M6 V00B0100 arc: MUXCLK0 CLK0 arc: MUXLSR0 LSR1 arc: N1_V01N0001 Q0 arc: S1_V02S0501 F5 arc: V00B0000 F6 arc: V00T0000 Q0 arc: W3_H06W0003 Q0 word: SLICEC.K0.INIT 0001001101011111 word: SLICEC.K1.INIT 1001000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000001010 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 1100110000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1000010010100101 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 .tile R55C7:PLC2 arc: E1_H02E0101 S3_V06N0103 arc: E1_H02E0401 W1_H02E0401 arc: E1_H02E0501 V02S0501 arc: E1_H02E0601 V02S0601 arc: H00L0000 H02W0201 arc: H00R0100 N1_V02S0501 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 H01E0101 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 H06W0003 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0501 H02W0501 arc: S1_V02S0001 H02W0001 arc: S1_V02S0101 W1_H02E0101 arc: S1_V02S0401 S3_V06N0203 arc: S1_V02S0501 N1_V02S0501 arc: S1_V02S0601 N1_V01S0000 arc: S1_V02S0701 H02W0701 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0203 N3_V06S0103 arc: V00B0000 V02S0201 arc: V00B0100 H02E0501 arc: V00T0100 H02E0301 arc: W1_H02W0301 V01N0101 arc: W1_H02W0401 N1_V01S0000 arc: W3_H06W0303 E3_H06W0203 arc: A1 V01N0101 arc: A4 V00T0100 arc: A5 V00T0100 arc: A6 V02S0101 arc: B1 V00T0000 arc: B4 H00L0000 arc: B5 H00L0000 arc: B6 V02N0501 arc: B7 H02W0301 arc: C1 H02E0401 arc: C4 V00B0100 arc: C5 V01N0101 arc: C6 E1_H01E0101 arc: C7 E1_H02W0401 arc: CE1 H02E0101 arc: CLK0 G_HPBX0000 arc: D1 N1_V01S0000 arc: D4 S1_V02N0601 arc: D5 H02E0201 arc: D6 H00R0100 arc: D7 E1_H02W0201 arc: E1_H01E0001 F7 arc: E1_H01E0101 F7 arc: E1_H02E0301 F1 arc: F1 F1_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q2 arc: M2 V00B0000 arc: MUXCLK1 CLK0 arc: N1_V01N0001 F5 arc: N1_V02N0701 F7 arc: S3_V06S0303 F6 arc: V00T0000 Q2 arc: V01S0000 F7 arc: W1_H02W0501 F7 arc: W1_H02W0601 F4 arc: W1_H02W0701 F7 arc: W3_H06W0203 F7 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000011101110111 word: SLICED.K0.INIT 0001001101011111 word: SLICED.K1.INIT 0011000000000000 word: SLICEC.K0.INIT 1001100100001001 word: SLICEC.K1.INIT 0001010100111111 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ .tile R55C8:PLC2 arc: E1_H02E0301 V02N0301 arc: E1_H02E0401 S3_V06N0203 arc: E1_H02E0501 V06S0303 arc: E3_H06E0003 N3_V06S0003 arc: H00R0000 H02E0401 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 H02E0101 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0601 V01N0001 arc: N3_V06N0103 H06W0103 arc: S1_V02S0201 N1_V01S0000 arc: S1_V02S0601 S3_V06N0303 arc: S3_V06S0003 N3_V06S0303 arc: V00B0000 V02N0201 arc: V00B0100 H02W0501 arc: V00T0000 H02W0201 arc: V00T0100 H02E0301 arc: V01S0100 N3_V06S0303 arc: W1_H02W0001 E1_H02W0501 arc: W1_H02W0301 N1_V01S0100 arc: W1_H02W0401 S3_V06N0203 arc: W1_H02W0701 N1_V01S0100 arc: A4 H02E0501 arc: A7 H00L0000 arc: B4 H02W0301 arc: B7 V02S0701 arc: C4 E1_H01E0101 arc: C5 V00T0000 arc: C7 H01E0001 arc: CE0 S1_V02N0201 arc: CE1 H00R0000 arc: CLK0 G_HPBX0000 arc: D4 V01N0001 arc: D5 V00B0000 arc: D7 H00R0100 arc: E1_H01E0101 F5 arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H00L0000 Q2 arc: H00R0100 F5 arc: M0 V00B0100 arc: M2 H02E0601 arc: M6 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: N1_V01N0101 Q2 arc: S1_V02S0401 F4 arc: S1_V02S0701 F5 arc: S3_V06S0303 F6 arc: W1_H02W0201 Q0 arc: W1_H02W0501 F5 arc: W3_H06W0303 F5 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0001010100111111 word: SLICEC.K1.INIT 1111000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0001010100111111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 .tile R55C9:PLC2 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0401 N3_V06S0203 arc: E1_H02E0501 E1_H01W0100 arc: H00R0000 V02S0401 arc: N1_V02N0201 H06W0103 arc: N1_V02N0301 H06W0003 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0501 H02W0501 arc: N1_V02N0601 N1_V01S0000 arc: N3_V06N0003 E3_H06W0003 arc: S1_V02S0401 H02E0401 arc: S1_V02S0601 V01N0001 arc: S1_V02S0701 S3_V06N0203 arc: S3_V06S0003 N3_V06S0303 arc: V00B0000 V02N0201 arc: V00B0100 E1_H02W0701 arc: V00T0100 E1_H02W0301 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0301 N1_V02S0301 arc: W1_H02W0401 E1_H01W0000 arc: W1_H02W0501 E1_H02W0501 arc: B3 V02N0101 arc: B4 V02S0501 arc: B7 V01S0000 arc: C3 V02N0401 arc: C4 V00T0100 arc: C7 V02S0001 arc: CE1 V02S0201 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: D3 V02N0001 arc: D4 N1_V02S0401 arc: D5 H02W0201 arc: D6 V02S0601 arc: D7 H01W0000 arc: E3_H06E0203 Q4 arc: E3_H06E0303 Q6 arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F5D_SLICE arc: H01W0000 F3 arc: M4 V00B0000 arc: M6 V00B0100 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N3_V06N0303 Q6 arc: V01S0000 Q3 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1111001111000000 word: SLICEC.K0.INIT 1111110000001100 word: SLICEC.K1.INIT 1111111100000000 word: SLICED.K0.INIT 1111111100000000 word: SLICED.K1.INIT 1100111111000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.A1MUX 1 .tile R56C10:PLC2 arc: E1_H02E0001 N3_V06S0003 arc: E1_H02E0301 E3_H06W0003 arc: E1_H02E0501 S1_V02N0501 arc: E3_H06E0003 N3_V06S0003 arc: E3_H06E0303 S3_V06N0303 arc: H00L0000 H02E0201 arc: H00L0100 V02S0101 arc: H00R0000 H02W0601 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 E3_H06W0003 arc: N1_V02N0401 E1_H01W0000 arc: N1_V02N0601 H06W0303 arc: N3_V06N0003 E3_H06W0003 arc: S1_V02S0301 E1_H02W0301 arc: S1_V02S0701 H02W0701 arc: S3_V06S0103 N1_V02S0101 arc: V00B0000 V02S0201 arc: V00B0100 V02S0301 arc: V00T0000 H02E0001 arc: V00T0100 V02S0501 arc: W1_H02W0001 W3_H06E0003 arc: W1_H02W0701 V06S0203 arc: B1 H02W0301 arc: B2 E1_H01W0100 arc: B4 V02N0501 arc: B7 V00T0000 arc: C1 V02N0601 arc: C2 E1_H02W0601 arc: C4 E1_H02W0601 arc: C7 V00T0100 arc: CE0 H00L0100 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D1 H00R0000 arc: D2 V02S0001 arc: D3 E1_H02W0001 arc: D4 V00B0000 arc: D5 V02N0401 arc: D7 S1_V02N0401 arc: E3_H06E0103 Q2 arc: E3_H06E0203 Q4 arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: F7 F7_SLICE arc: H01W0000 Q1 arc: M2 V00B0100 arc: M4 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F7 arc: N1_V02N0701 Q7 arc: N3_V06N0103 F1 arc: W1_H02W0301 F1 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111001111000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1111110000110000 word: SLICEC.K0.INIT 1111110000001100 word: SLICEC.K1.INIT 1111111100000000 word: SLICEB.K0.INIT 1111110000001100 word: SLICEB.K1.INIT 1111111100000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 .tile R56C11:PLC2 arc: E1_H02E0101 V02N0101 arc: E1_H02E0601 V06S0303 arc: E3_H06E0003 W3_H06E0003 arc: H00L0000 V02S0201 arc: H00R0000 W1_H02E0601 arc: H00R0100 V02S0701 arc: H01W0100 W3_H06E0303 arc: N1_V02N0001 H06W0003 arc: N1_V02N0101 E3_H06W0103 arc: N1_V02N0301 H06W0003 arc: N1_V02N0401 N3_V06S0203 arc: N1_V02N0601 S3_V06N0303 arc: N3_V06N0003 E3_H06W0003 arc: N3_V06N0103 S3_V06N0003 arc: S1_V02S0001 N1_V02S0501 arc: S1_V02S0301 H02E0301 arc: S1_V02S0601 V01N0001 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 N3_V06S0103 arc: V00B0000 S1_V02N0201 arc: W1_H02W0201 S3_V06N0103 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0701 V06S0203 arc: A0 V01N0101 arc: A2 V02S0501 arc: A3 H02E0501 arc: A4 V00B0000 arc: A5 V02S0101 arc: A6 H02W0501 arc: A7 V02S0301 arc: B2 H00R0000 arc: B3 H00R0100 arc: B4 N1_V01S0000 arc: B5 H00L0000 arc: B6 V02N0501 arc: B7 S1_V02N0701 arc: E1_H01E0001 F3 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F5 arc: N1_V01N0101 F2 arc: S3_V06S0203 F7 arc: V01S0000 F4 arc: W1_H02W0601 F6 word: SLICED.K0.INIT 0110011010101010 word: SLICED.K1.INIT 0110011010101010 word: SLICEB.K0.INIT 0110011010101010 word: SLICEB.K1.INIT 0110011010101010 word: SLICEA.K0.INIT 0000000000001010 word: SLICEA.K1.INIT 1111111111111111 word: SLICEC.K0.INIT 0110011010101010 word: SLICEC.K1.INIT 0110011010101010 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 YES enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R56C12:PLC2 arc: E1_H02E0601 N3_V06S0303 arc: H00L0100 H02E0101 arc: H00R0000 V02S0401 arc: H00R0100 V02S0701 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0001 H01E0001 arc: N1_V02N0101 H02W0101 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0601 H02W0601 arc: N3_V06N0003 E1_H01W0000 arc: N3_V06N0103 E1_H01W0100 arc: N3_V06N0203 S1_V02N0401 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0501 H02W0501 arc: S1_V02S0601 H06W0303 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N3_V06S0203 arc: V00B0000 N1_V02S0201 arc: V00B0100 V02N0101 arc: V00T0000 N1_V02S0601 arc: V00T0100 H02W0301 arc: V01S0000 N3_V06S0103 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0301 E1_H02W0301 arc: W1_H02W0501 N1_V02S0501 arc: W1_H02W0601 E1_H02W0301 arc: W3_H06W0303 V01N0101 arc: A0 V02S0501 arc: A1 H00L0100 arc: A2 H02W0501 arc: A3 V00B0000 arc: A4 H02W0701 arc: A5 V00T0000 arc: A6 H00R0000 arc: A7 V00T0100 arc: B0 V02N0301 arc: B1 V01N0001 arc: B2 H00R0100 arc: B3 V02S0301 arc: B4 V02N0501 arc: B5 S1_V02N0701 arc: B6 V00B0100 arc: B7 V02N0701 arc: E1_H01E0001 F6 arc: E3_H06E0203 F7 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: N1_V01N0001 F2 arc: S1_V02S0101 F3 arc: S1_V02S0301 F1 arc: S3_V06S0003 F0 arc: S3_V06S0303 F5 arc: V01S0100 F4 word: SLICED.K0.INIT 0110011010101010 word: SLICED.K1.INIT 0110011010101010 word: SLICEC.K0.INIT 0110011010101010 word: SLICEC.K1.INIT 0110011010101010 word: SLICEB.K0.INIT 0110011010101010 word: SLICEB.K1.INIT 0110011010101010 word: SLICEA.K0.INIT 0110011010101010 word: SLICEA.K1.INIT 0110011010101010 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R56C13:PLC2 arc: E1_H02E0101 V06S0103 arc: E1_H02E0501 W3_H06E0303 arc: E1_H02E0701 W1_H02E0601 arc: H00L0000 V02S0201 arc: H00L0100 E1_H02W0101 arc: H00R0000 V02S0401 arc: H00R0100 V02S0501 arc: H01W0000 E3_H06W0103 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 V01N0101 arc: N1_V02N0601 H06W0303 arc: N3_V06N0003 E1_H01W0000 arc: N3_V06N0103 E3_H06W0103 arc: N3_V06N0303 E1_H01W0100 arc: S1_V02S0001 H01E0001 arc: S1_V02S0301 N1_V02S0201 arc: S1_V02S0501 H02W0501 arc: S1_V02S0601 H02E0601 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 E1_H02W0401 arc: V00B0100 V02N0301 arc: V00T0000 H02W0001 arc: V00T0100 E1_H02W0301 arc: V01S0100 N3_V06S0303 arc: W1_H02W0101 V01N0101 arc: W1_H02W0301 V06S0003 arc: W1_H02W0501 N1_V01S0100 arc: W1_H02W0601 S1_V02N0601 arc: W1_H02W0701 V06S0203 arc: W3_H06W0303 E3_H06W0303 arc: A0 V02S0701 arc: A1 H00L0100 arc: A2 V00T0000 arc: A3 S1_V02N0501 arc: A4 V02N0101 arc: A5 V02S0101 arc: A6 E1_H02W0701 arc: A7 V00T0100 arc: B0 H00R0100 arc: B1 V00B0000 arc: B2 N1_V02S0301 arc: B3 H00R0000 arc: B4 N1_V01S0000 arc: B5 H00L0000 arc: B6 V00B0100 arc: B7 S1_V02N0701 arc: E1_H01E0001 F1 arc: E1_H01E0101 F4 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0100 F6 arc: N1_V02N0501 F7 arc: S1_V02S0201 F2 arc: S1_V02S0701 F5 arc: S3_V06S0003 F0 arc: V01S0000 F3 word: SLICEC.K0.INIT 0110011010101010 word: SLICEC.K1.INIT 0110011010101010 word: SLICEA.K0.INIT 0110011010101010 word: SLICEA.K1.INIT 0110011010101010 word: SLICEB.K0.INIT 0110011010101010 word: SLICEB.K1.INIT 0110011010101010 word: SLICED.K0.INIT 0110011010101010 word: SLICED.K1.INIT 0110011010101010 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R56C14:PLC2 arc: E1_H02E0001 N3_V06S0003 arc: E1_H02E0201 S1_V02N0201 arc: E1_H02E0301 S3_V06N0003 arc: E1_H02E0401 V06S0203 arc: E1_H02E0501 V06S0303 arc: E3_H06E0003 S3_V06N0003 arc: E3_H06E0103 V06S0103 arc: E3_H06E0303 W3_H06E0203 arc: H00L0000 E1_H02W0201 arc: H00L0100 H02E0101 arc: H00R0000 V02S0601 arc: H00R0100 V02S0501 arc: H01W0000 E3_H06W0103 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0501 H02E0501 arc: N1_V02N0601 S1_V02N0601 arc: N1_V02N0701 E1_H01W0100 arc: N3_V06N0103 S1_V02N0201 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 N1_V01S0000 arc: S1_V02S0101 N1_V01S0100 arc: S1_V02S0201 H01E0001 arc: S1_V02S0301 S3_V06N0003 arc: S1_V02S0401 S3_V06N0203 arc: S3_V06S0003 N1_V01S0000 arc: S3_V06S0103 H01E0101 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 V02N0001 arc: V00B0100 V02N0301 arc: V00T0000 N1_V02S0601 arc: V00T0100 N1_V02S0501 arc: W1_H02W0001 V02S0001 arc: W1_H02W0301 S3_V06N0003 arc: W1_H02W0501 V06S0303 arc: W3_H06W0003 S3_V06N0003 arc: A0 H02E0701 arc: A1 H00L0100 arc: A2 S1_V02N0501 arc: A3 V02N0501 arc: A4 S1_V02N0301 arc: A5 V00T0100 arc: A6 H02W0501 arc: A7 N1_V02S0101 arc: B0 V02S0301 arc: B1 V00T0000 arc: B2 H00R0100 arc: B3 H00R0000 arc: B4 V02N0701 arc: B5 H00L0000 arc: B6 V00B0100 arc: B7 V00B0000 arc: E1_H01E0001 F3 arc: E1_H02E0701 F5 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0100 F6 arc: N1_V01N0101 F7 arc: N1_V02N0001 F2 arc: N1_V02N0301 F1 arc: N1_V02N0401 F4 arc: N3_V06N0003 F0 word: SLICED.K0.INIT 0110011010101010 word: SLICED.K1.INIT 0110011010101010 word: SLICEC.K0.INIT 0110011010101010 word: SLICEC.K1.INIT 0110011010101010 word: SLICEB.K0.INIT 0110011010101010 word: SLICEB.K1.INIT 0110011010101010 word: SLICEA.K0.INIT 0110011010101010 word: SLICEA.K1.INIT 0110011010101010 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R56C15:PLC2 arc: E1_H02E0001 E3_H06W0003 arc: E1_H02E0101 V02N0101 arc: E1_H02E0201 E3_H06W0103 arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0601 V02N0601 arc: E1_H02E0701 V06S0203 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0303 V06S0303 arc: H00L0000 H02E0001 arc: H00L0100 V02S0301 arc: H00R0100 N1_V02S0701 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0001 H06W0003 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0201 V01N0001 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0501 H02E0501 arc: N1_V02N0701 H02E0701 arc: N3_V06N0003 S3_V06N0003 arc: S1_V02S0201 V01N0001 arc: S1_V02S0301 N1_V02S0201 arc: S1_V02S0401 H06E0203 arc: S1_V02S0501 W3_H06E0303 arc: S3_V06S0203 N1_V01S0000 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 H02E0401 arc: V00T0000 V02S0601 arc: V00T0100 V02S0701 arc: W1_H02W0001 H01E0001 arc: W1_H02W0101 V02S0101 arc: W1_H02W0201 E1_H01W0000 arc: W1_H02W0301 N3_V06S0003 arc: W1_H02W0501 N1_V02S0501 arc: W1_H02W0701 N3_V06S0203 arc: W3_H06W0303 V06S0303 arc: A0 H02W0701 arc: A1 H00L0000 arc: B0 V02N0301 arc: B1 V00T0000 arc: C4 V00T0100 arc: C5 V00T0100 arc: C6 V00T0100 arc: C7 V00T0100 arc: D4 V00B0000 arc: D5 H00R0100 arc: D6 N1_V02S0401 arc: D7 H00L0100 arc: E1_H01E0001 F6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0100 F1 arc: N1_V01N0101 F5 arc: V01S0000 F0 arc: V01S0100 F7 arc: W1_H02W0401 F4 word: SLICED.K0.INIT 0000111111110000 word: SLICED.K1.INIT 0000111111110000 word: SLICEC.K0.INIT 0000111111110000 word: SLICEC.K1.INIT 0000111111110000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000001010 word: SLICEA.K0.INIT 0110011010101010 word: SLICEA.K1.INIT 0110011010101010 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R56C16:PLC2 arc: E1_H02E0001 E1_H01W0000 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0201 V02N0201 arc: E1_H02E0301 N1_V01S0100 arc: E1_H02E0401 W3_H06E0203 arc: E1_H02E0501 W3_H06E0303 arc: E1_H02E0601 W1_H02E0301 arc: E1_H02E0701 N1_V01S0100 arc: E3_H06E0103 W3_H06E0003 arc: E3_H06E0203 W3_H06E0103 arc: H00L0000 N1_V02S0001 arc: H00L0100 E1_H02W0101 arc: H00R0000 H02W0601 arc: H00R0100 E1_H02W0501 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0401 S1_V02N0101 arc: N3_V06N0003 H06W0003 arc: N3_V06N0103 E3_H06W0103 arc: N3_V06N0303 E3_H06W0303 arc: S1_V02S0201 W3_H06E0103 arc: S1_V02S0401 N1_V02S0101 arc: S1_V02S0701 N3_V06S0203 arc: S3_V06S0203 N3_V06S0203 arc: V00B0100 H02W0501 arc: V00T0000 W1_H02E0201 arc: V00T0100 H02W0301 arc: W1_H02W0101 N3_V06S0103 arc: W1_H02W0201 H01E0001 arc: W1_H02W0701 E1_H02W0701 arc: W3_H06W0303 E1_H01W0100 arc: B1 H01W0100 arc: B3 H02E0301 arc: B4 V02S0501 arc: B7 V02N0501 arc: C1 H00L0000 arc: C3 H00L0100 arc: C4 E1_H02W0601 arc: C7 N1_V02S0001 arc: CE0 H00R0000 arc: CE1 H02E0101 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: D0 H02W0001 arc: D1 V01S0100 arc: D3 V00T0100 arc: D4 H00L0100 arc: D5 V02N0401 arc: D6 H00R0100 arc: D7 V01N0001 arc: E1_H01E0001 Q4 arc: E3_H06E0003 Q0 arc: E3_H06E0303 Q6 arc: F0 F5A_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F5D_SLICE arc: H01W0000 Q0 arc: H01W0100 Q3 arc: M0 V00B0100 arc: M4 V00T0000 arc: M6 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V02N0601 Q6 arc: V01S0100 F3 arc: W3_H06W0003 Q0 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1111110000110000 word: SLICEC.K0.INIT 1111110000001100 word: SLICEC.K1.INIT 1111111100000000 word: SLICEA.K0.INIT 1111111100000000 word: SLICEA.K1.INIT 1100111111000000 word: SLICED.K0.INIT 1111111100000000 word: SLICED.K1.INIT 1100111111000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.A1MUX 1 .tile R56C17:PLC2 arc: E1_H02E0001 S3_V06N0003 arc: E1_H02E0201 W1_H02E0201 arc: E1_H02E0301 W1_H02E0301 arc: E1_H02E0501 N1_V02S0501 arc: E1_H02E0601 V02N0601 arc: E3_H06E0003 S3_V06N0003 arc: H00L0000 N1_V02S0001 arc: H00R0000 N1_V02S0601 arc: H00R0100 W1_H02E0701 arc: H01W0000 E3_H06W0103 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0201 H02W0201 arc: N1_V02N0301 W1_H02E0301 arc: N1_V02N0401 H06W0203 arc: N1_V02N0601 H06W0303 arc: N1_V02N0701 E3_H06W0203 arc: N3_V06N0003 E3_H06W0003 arc: N3_V06N0103 E1_H01W0100 arc: N3_V06N0203 E1_H01W0000 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 W3_H06E0003 arc: S1_V02S0101 H02E0101 arc: S1_V02S0301 W1_H02E0301 arc: S1_V02S0601 N3_V06S0303 arc: V00B0000 H02E0401 arc: V00T0000 V02N0401 arc: V00T0100 N1_V02S0501 arc: V01S0000 N3_V06S0103 arc: W1_H02W0001 N3_V06S0003 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0501 N1_V02S0501 arc: W1_H02W0601 N1_V02S0601 arc: A0 H01E0001 arc: B0 V02N0301 arc: B1 V02N0101 arc: B3 V01N0001 arc: B5 H02E0301 arc: B7 H02W0301 arc: C0 V02N0401 arc: C1 W1_H02E0601 arc: C3 H00L0000 arc: C4 V02N0201 arc: C5 V02N0201 arc: C6 V02N0201 arc: C7 V02N0201 arc: CE1 H00R0000 arc: CLK0 G_HPBX0000 arc: D0 V01S0100 arc: D1 E1_H02W0001 arc: D2 H02E0001 arc: D3 S1_V02N0201 arc: D4 V02N0601 arc: D5 W1_H02E0001 arc: D6 H00R0100 arc: D7 V00B0000 arc: E1_H01E0101 Q2 arc: E3_H06E0103 Q2 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: F6 F5D_SLICE arc: H01W0100 Q2 arc: M2 V00T0100 arc: M4 V00T0000 arc: M6 V00T0000 arc: MUXCLK1 CLK0 arc: S1_V02S0401 F6 arc: V01S0100 F4 arc: W1_H02W0101 F1 arc: W3_H06W0003 F0 arc: W3_H06W0103 Q2 word: SLICEA.K0.INIT 1111110100000000 word: SLICEA.K1.INIT 0011000000111111 word: SLICEC.K0.INIT 0000111111111111 word: SLICEC.K1.INIT 0011000000111111 word: SLICEB.K0.INIT 1111111100000000 word: SLICEB.K1.INIT 1100111111000000 word: SLICED.K0.INIT 0000111111111111 word: SLICED.K1.INIT 0011000000111111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.A1MUX 1 .tile R56C18:PLC2 arc: E1_H02E0001 W1_H02E0501 arc: E1_H02E0201 V02S0201 arc: E1_H02E0301 V02N0301 arc: E1_H02E0601 W1_H02E0601 arc: E1_H02E0701 V02S0701 arc: E3_H06E0203 W1_H02E0401 arc: H00L0000 S1_V02N0201 arc: H00R0000 S1_V02N0601 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0101 H01E0101 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0401 N3_V06S0203 arc: N1_V02N0601 N1_V01S0000 arc: N1_V02N0701 H02W0701 arc: N3_V06N0003 E3_H06W0003 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0303 H01E0101 arc: S1_V02S0101 E1_H02W0101 arc: S1_V02S0301 N1_V02S0201 arc: S1_V02S0501 N3_V06S0303 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N1_V02S0701 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 H02E0601 arc: V00B0100 H02E0501 arc: V00T0000 W1_H02E0201 arc: V00T0100 V02N0701 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0201 N3_V06S0103 arc: W1_H02W0301 N1_V02S0301 arc: W1_H02W0501 E1_H02W0501 arc: W1_H02W0601 E1_H02W0301 arc: W1_H02W0701 V06S0203 arc: W3_H06W0003 E3_H06W0303 arc: A1 W1_H02E0701 arc: A7 V02S0301 arc: B1 V00B0000 arc: B3 H02E0301 arc: B5 V01S0000 arc: B6 S1_V02N0701 arc: B7 V02N0501 arc: C1 H02W0401 arc: C3 H00L0000 arc: C5 N1_V02S0001 arc: C6 V00T0000 arc: C7 V00T0100 arc: CE1 N1_V02S0201 arc: CE2 N1_V02S0601 arc: CLK0 G_HPBX0000 arc: D1 W1_H02E0201 arc: D3 H00R0000 arc: D4 H02E0201 arc: D5 V02S0401 arc: D6 H02W0201 arc: D7 H00L0100 arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 F1 arc: H01W0000 F7 arc: H01W0100 F6 arc: M4 V00B0100 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0001 F3 arc: N3_V06N0203 Q4 arc: V01S0000 Q3 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000010101100 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1111001111000000 word: SLICED.K0.INIT 1100111111000000 word: SLICED.K1.INIT 0000000010001010 word: SLICEC.K0.INIT 1111111100000000 word: SLICEC.K1.INIT 1100111111000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.A1MUX 1 .tile R56C19:PLC2 arc: E1_H02E0101 W1_H02E0001 arc: E1_H02E0301 V01N0101 arc: E1_H02E0401 N1_V01S0000 arc: E1_H02E0601 V02N0601 arc: H00L0000 V02N0001 arc: H00L0100 V02S0301 arc: H00R0000 H02W0401 arc: H00R0100 V02N0701 arc: N1_V02N0001 H06E0003 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0501 N3_V06S0303 arc: N1_V02N0601 H02E0601 arc: N3_V06N0003 H06E0003 arc: N3_V06N0103 E1_H01W0100 arc: N3_V06N0303 E1_H01W0100 arc: S1_V02S0201 N3_V06S0103 arc: S1_V02S0401 N1_V01S0000 arc: S3_V06S0103 N1_V01S0100 arc: V00B0000 V02S0001 arc: V00B0100 W1_H02E0501 arc: V00T0000 H02E0201 arc: V00T0100 S1_V02N0501 arc: W1_H02W0001 E1_H02W0501 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0401 N1_V01S0000 arc: W1_H02W0701 E1_H02W0701 arc: W3_H06W0103 E1_H01W0100 arc: A3 V00B0000 arc: A5 H02E0701 arc: B2 S1_V02N0101 arc: B3 H00R0000 arc: B5 H02E0301 arc: B7 V00T0000 arc: C2 H00R0100 arc: C3 H00L0000 arc: C5 H02W0601 arc: C7 S1_V02N0001 arc: CE3 N1_V02S0601 arc: CLK0 G_HPBX0000 arc: D2 E1_H02W0201 arc: D3 V01S0100 arc: D5 H00R0100 arc: D6 S1_V02N0401 arc: D7 H00L0100 arc: E3_H06E0303 Q6 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: M0 V00T0100 arc: M6 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q0 arc: N1_V01N0101 F2 arc: V01S0100 F5 arc: W3_H06W0003 F3 arc: W3_H06W0303 Q6 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000011001010 word: SLICEB.K0.INIT 1100111111000000 word: SLICEB.K1.INIT 0000000010001010 word: SLICED.K0.INIT 1111111100000000 word: SLICED.K1.INIT 1111001111000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.A1MUX 1 .tile R56C20:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: E1_H02E0001 W1_H02E0001 arc: E1_H02E0101 V02N0101 arc: E1_H02E0301 W3_H06E0003 arc: E1_H02E0401 N1_V01S0000 arc: E1_H02E0501 W3_H06E0303 arc: E1_H02E0601 V01N0001 arc: E1_H02E0701 V01N0101 arc: E3_H06E0003 N3_V06S0003 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0203 V06S0203 arc: H00L0000 H02W0001 arc: H00R0000 H02E0601 arc: H00R0100 V02N0701 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0101 H06E0103 arc: N1_V02N0201 H06E0103 arc: N1_V02N0301 E1_H01W0100 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0601 N1_V01S0000 arc: N1_V02N0701 N1_V01S0100 arc: N3_V06N0303 H06W0303 arc: S1_V02S0301 H02E0301 arc: S1_V02S0401 N1_V02S0101 arc: S1_V02S0501 N3_V06S0303 arc: S1_V02S0601 H02W0601 arc: S1_V02S0701 N1_V02S0601 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 N1_V02S0001 arc: V00B0100 S1_V02N0101 arc: V00T0100 S1_V02N0501 arc: W1_H02W0001 E1_H01W0000 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0201 E3_H06W0103 arc: W1_H02W0301 W3_H06E0003 arc: W1_H02W0401 V01N0001 arc: W1_H02W0501 E3_H06W0303 arc: W1_H02W0601 V02S0601 arc: A3 E1_H02W0501 arc: A5 V02S0301 arc: A7 E1_H02W0701 arc: B0 H02W0101 arc: B3 H02E0101 arc: B4 S1_V02N0701 arc: B5 H00R0000 arc: B7 H02W0301 arc: C0 H00L0000 arc: C3 V02N0601 arc: C4 E1_H02W0401 arc: C5 V02S0001 arc: C7 H02E0401 arc: CLK0 G_HPBX0000 arc: D0 S1_V02N0201 arc: D1 V00T0100 arc: D2 V02N0001 arc: D3 V02N0001 arc: D4 S1_V02N0401 arc: D5 H01W0000 arc: D7 H00R0100 arc: E1_H02E0201 Q0 arc: F0 F5A_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H01W0000 F7 arc: H01W0100 F2 arc: M0 V00B0100 arc: M2 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: N3_V06N0103 Q2 arc: V01S0000 Q0 arc: W3_H06W0103 Q2 arc: W3_H06W0203 F4 arc: W3_H06W0303 F5 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000011001010 word: SLICEC.K0.INIT 1100111111000000 word: SLICEC.K1.INIT 0000000010001010 word: SLICEA.K0.INIT 1111110000001100 word: SLICEA.K1.INIT 1111111100000000 word: SLICEB.K0.INIT 1111111100000000 word: SLICEB.K1.INIT 1111111110001111 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 .tile R56C21:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: E1_H02E0401 H01E0001 arc: E1_H02E0601 V02S0601 arc: E3_H06E0003 W3_H06E0303 arc: H00L0000 H02E0201 arc: H00L0100 H02E0301 arc: H00R0100 V02N0701 arc: N1_V02N0001 V01N0001 arc: N1_V02N0101 S1_V02N0001 arc: N1_V02N0701 H02E0701 arc: N3_V06N0203 E1_H01W0000 arc: S1_V02S0501 E1_H01W0100 arc: S1_V02S0601 H01E0001 arc: S3_V06S0203 N3_V06S0103 arc: V00B0000 V02N0001 arc: V00B0100 V02N0101 arc: V00T0000 H02E0001 arc: V00T0100 E1_H02W0101 arc: W1_H02W0001 H01E0001 arc: W1_H02W0101 W3_H06E0103 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0301 W3_H06E0003 arc: W1_H02W0501 S1_V02N0501 arc: W1_H02W0601 N3_V06S0303 arc: W1_H02W0701 S1_V02N0701 arc: W3_H06W0103 E3_H06W0103 arc: A5 S1_V02N0101 arc: B0 V02S0101 arc: B3 H02W0101 arc: B5 V02N0701 arc: B6 H02E0301 arc: C0 H00L0100 arc: C2 H00L0000 arc: C3 H00R0100 arc: C5 H02E0601 arc: C6 V00T0000 arc: CLK0 G_HPBX0000 arc: D0 N1_V02S0201 arc: D1 V00T0100 arc: D2 E1_H02W0001 arc: D3 E1_H02W0201 arc: D5 V00B0000 arc: D6 V02S0401 arc: D7 S1_V02N0401 arc: E1_H01E0101 Q0 arc: F0 F5A_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F5D_SLICE arc: H01W0000 F3 arc: H01W0100 F2 arc: M0 V00B0100 arc: M4 H02E0401 arc: M6 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q6 arc: N1_V02N0401 F4 arc: V01S0000 Q6 arc: V01S0100 Q6 arc: W3_H06W0003 Q0 word: SLICEB.K0.INIT 1111000000000000 word: SLICEB.K1.INIT 0011000000111111 word: SLICED.K0.INIT 1111110000110000 word: SLICED.K1.INIT 1111111100000000 word: SLICEA.K0.INIT 1111110000001100 word: SLICEA.K1.INIT 1111111100000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1110000011101110 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 .tile R56C22:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0101 V02N0101 arc: E1_H02E0201 N1_V02S0201 arc: E1_H02E0301 N1_V02S0301 arc: E1_H02E0601 S3_V06N0303 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0203 V06S0203 arc: H00L0000 H02W0001 arc: H00L0100 N1_V02S0301 arc: H00R0000 V02S0601 arc: H00R0100 W1_H02E0501 arc: N1_V02N0001 H02W0001 arc: N1_V02N0101 W3_H06E0103 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0301 V01N0101 arc: N1_V02N0401 H01E0001 arc: N1_V02N0501 H01E0101 arc: N1_V02N0601 W3_H06E0303 arc: N1_V02N0701 H02W0701 arc: N3_V06N0003 W3_H06E0003 arc: N3_V06N0303 E3_H06W0303 arc: S1_V02S0301 N3_V06S0003 arc: S1_V02S0601 N1_V02S0301 arc: S1_V02S0701 N3_V06S0203 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 V02S0001 arc: V00B0100 S1_V02N0101 arc: V00T0000 E1_H02W0201 arc: V00T0100 H02W0301 arc: W1_H02W0101 V02S0101 arc: W1_H02W0401 V01N0001 arc: W1_H02W0501 V02N0501 arc: W1_H02W0701 W3_H06E0203 arc: W3_H06W0303 E3_H06W0303 arc: A3 H02W0501 arc: A5 V00T0000 arc: B0 H00R0100 arc: B3 H00L0000 arc: B4 V02S0501 arc: B5 S1_V02N0501 arc: C0 H02E0401 arc: C3 H02W0401 arc: C4 H02E0601 arc: C5 H02W0601 arc: CE3 W1_H02E0101 arc: CLK0 G_HPBX0000 arc: D0 H00R0000 arc: D1 V00T0100 arc: D2 V01S0100 arc: D3 V01S0100 arc: D4 H00L0100 arc: D5 E1_H02W0001 arc: E3_H06E0103 F2 arc: F0 F5A_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: H01W0000 Q2 arc: H01W0100 Q0 arc: M0 V00B0100 arc: M2 N1_V01N0001 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F4 arc: N3_V06N0103 F2 arc: S1_V02S0401 Q6 arc: V01S0100 F5 arc: W3_H06W0103 F2 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000011111100 word: SLICEC.K1.INIT 1011000010000000 word: SLICEA.K0.INIT 1111110000001100 word: SLICEA.K1.INIT 1111111100000000 word: SLICEB.K0.INIT 1111111100000000 word: SLICEB.K1.INIT 1111111110001111 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 .tile R56C23:PLC2 arc: E1_H02E0001 V06N0003 arc: E1_H02E0301 W3_H06E0003 arc: E1_H02E0401 V02N0401 arc: E1_H02E0601 N1_V02S0601 arc: E3_H06E0203 W3_H06E0103 arc: H00L0000 V02S0201 arc: H00R0000 N1_V02S0601 arc: N1_V02N0001 H06E0003 arc: N1_V02N0101 W3_H06E0103 arc: N1_V02N0201 H02E0201 arc: N1_V02N0301 W3_H06E0003 arc: N1_V02N0501 N1_V01S0100 arc: N1_V02N0601 H02E0601 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 H01E0001 arc: S1_V02S0201 N3_V06S0103 arc: S1_V02S0301 N3_V06S0003 arc: S1_V02S0501 N3_V06S0303 arc: S1_V02S0701 N1_V02S0601 arc: V00T0000 V02N0401 arc: W1_H02W0001 W3_H06E0003 arc: W1_H02W0101 E1_H02W0101 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0401 V02N0401 arc: W1_H02W0501 V02S0501 arc: W1_H02W0601 N1_V02S0601 arc: W1_H02W0701 N3_V06S0203 arc: W3_H06W0003 E1_H01W0000 arc: W3_H06W0103 E3_H06W0103 arc: W3_H06W0203 N1_V01S0000 arc: A1 V02S0701 arc: A7 N1_V02S0301 arc: B0 H02W0301 arc: B1 V02N0101 arc: B7 V02N0701 arc: C0 H00L0000 arc: C1 N1_V02S0601 arc: C7 V00T0000 arc: CLK0 G_HPBX0000 arc: D0 H00R0000 arc: D1 S1_V02N0001 arc: D6 H00L0100 arc: D7 H00L0100 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F6 F5D_SLICE arc: H00L0100 F1 arc: M6 N1_V01N0101 arc: MUXCLK3 CLK0 arc: N1_V01N0101 F0 arc: N3_V06N0303 F6 arc: W3_H06W0303 Q6 word: SLICEA.K0.INIT 0000000011111100 word: SLICEA.K1.INIT 1011000010000000 word: SLICED.K0.INIT 1111111100000000 word: SLICED.K1.INIT 1111111110001111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 .tile R56C24:PLC2 arc: H00L0000 V02S0201 arc: H00R0000 V02N0401 arc: N1_V02N0001 H02E0001 arc: N1_V02N0101 W1_H02E0101 arc: N1_V02N0301 H02E0301 arc: N1_V02N0701 W3_H06E0203 arc: S1_V02S0201 N3_V06S0103 arc: S1_V02S0301 N1_V02S0301 arc: S1_V02S0601 N3_V06S0303 arc: S1_V02S0701 N1_V02S0701 arc: S3_V06S0203 N3_V06S0203 arc: V00B0000 S1_V02N0201 arc: V00B0100 S1_V02N0301 arc: V00T0100 W1_H02E0301 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0201 V02N0201 arc: W1_H02W0301 N1_V01S0100 arc: W3_H06W0303 E3_H06W0303 arc: A1 V02N0501 arc: A3 E1_H02W0501 arc: A5 V02N0301 arc: A7 H00R0000 arc: B1 H02E0301 arc: B2 N1_V02S0101 arc: B3 V02N0101 arc: B4 H02W0301 arc: B5 W1_H02E0101 arc: B7 H02E0301 arc: C1 H02E0401 arc: C2 H00L0000 arc: C3 N1_V02S0601 arc: C4 V02S0201 arc: C5 H02E0601 arc: C7 H02E0401 arc: CLK0 G_HPBX0000 arc: D0 V01S0100 arc: D1 V01S0100 arc: D2 V00T0100 arc: D3 V00B0100 arc: D4 N1_V02S0601 arc: D5 V00B0000 arc: D6 H00R0100 arc: D7 H00R0100 arc: E3_H06E0303 F6 arc: F0 F5A_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H00R0100 F5 arc: H01W0000 Q6 arc: M0 V00T0000 arc: M6 N1_V01N0101 arc: MUXCLK0 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 F4 arc: N1_V02N0401 F6 arc: N3_V06N0003 F0 arc: N3_V06N0303 F6 arc: V00T0000 F2 arc: V01S0100 F3 arc: W3_H06W0003 Q0 word: SLICEB.K0.INIT 0000000011111100 word: SLICEB.K1.INIT 1011000010000000 word: SLICEC.K0.INIT 0000000011111100 word: SLICEC.K1.INIT 1011000010000000 word: SLICED.K0.INIT 1111111100000000 word: SLICED.K1.INIT 1111111110001111 word: SLICEA.K0.INIT 1111111100000000 word: SLICEA.K1.INIT 1111111110001111 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 .tile R56C25:PLC2 arc: N1_V02N0301 W1_H02E0301 arc: N3_V06N0003 H06E0003 arc: N3_V06N0303 W3_H06E0303 arc: S1_V02S0201 N3_V06S0103 arc: S1_V02S0401 H06E0203 arc: S1_V02S0601 E1_H02W0601 arc: S1_V02S0701 N1_V02S0601 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0301 N1_V02S0301 .tile R56C26:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: E1_H02E0001 V02S0001 arc: E1_H02E0301 W3_H06E0003 arc: E1_H02E0601 V02S0601 arc: E3_H06E0303 W3_H06E0203 arc: N1_V02N0401 N3_V06S0203 arc: N1_V02N0601 N1_V01S0000 arc: N3_V06N0203 H06E0203 arc: S1_V02S0101 N1_V02S0101 arc: S1_V02S0201 W3_H06E0103 arc: S1_V02S0301 N3_V06S0003 arc: S3_V06S0103 N3_V06S0003 arc: W1_H02W0501 V02N0501 arc: W3_H06W0103 E3_H06W0003 arc: W3_H06W0303 E3_H06W0303 .tile R56C27:PLC2 arc: E1_H02E0201 N3_V06S0103 arc: E1_H02E0601 V01N0001 arc: E3_H06E0103 W3_H06E0003 arc: E3_H06E0203 H01E0001 arc: N3_V06N0303 H06E0303 arc: S1_V02S0001 H02E0001 arc: S1_V02S0101 N1_V02S0101 arc: S1_V02S0201 N3_V06S0103 arc: S1_V02S0301 N3_V06S0003 arc: S1_V02S0501 N1_V02S0501 arc: S1_V02S0601 N3_V06S0303 arc: S3_V06S0303 N3_V06S0203 arc: W1_H02W0601 V02N0601 arc: CE1 V02S0201 arc: CLK0 G_HPBX0000 arc: E1_H01E0001 Q2 arc: M2 E1_H02W0601 arc: MUXCLK1 CLK0 arc: N1_V02N0201 Q2 arc: N3_V06N0103 Q2 arc: W3_H06W0103 Q2 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R56C28:PLC2 arc: E1_H02E0201 N1_V02S0201 arc: E1_H02E0301 N3_V06S0003 arc: E1_H02E0601 H01E0001 arc: H00L0100 N1_V02S0301 arc: H00R0100 V02N0701 arc: N1_V02N0501 N3_V06S0303 arc: N3_V06N0103 W3_H06E0103 arc: S1_V02S0101 V01N0101 arc: S1_V02S0301 W1_H02E0301 arc: S1_V02S0601 W1_H02E0601 arc: V00B0100 V02S0301 arc: V01S0000 N3_V06S0103 arc: CE0 H00R0100 arc: CE1 H00L0100 arc: CE2 H00L0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: E3_H06E0003 Q0 arc: E3_H06E0303 Q6 arc: M0 V00T0000 arc: M2 H02E0601 arc: M4 V00B0100 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V02N0001 Q0 arc: N1_V02N0601 Q6 arc: N3_V06N0003 Q0 arc: N3_V06N0303 Q6 arc: V00B0000 Q4 arc: V00T0000 Q2 arc: W3_H06W0003 Q0 arc: W3_H06W0303 Q6 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R56C29:PLC2 arc: N1_V02N0201 N3_V06S0103 arc: N1_V02N0401 W3_H06E0203 arc: S1_V02S0201 W1_H02E0201 arc: S1_V02S0301 N3_V06S0003 arc: S1_V02S0701 H02W0701 arc: S3_V06S0303 H06E0303 arc: V00T0000 H02E0201 arc: W1_H02W0601 E1_H01W0000 arc: CE1 V02S0201 arc: CLK0 G_HPBX0000 arc: E1_H02E0001 Q2 arc: M2 V00T0000 arc: MUXCLK1 CLK0 arc: N3_V06N0103 Q2 arc: W3_H06W0103 Q2 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R56C2:PLC2 arc: E1_H02E0101 N1_V01S0100 arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0501 V02S0501 arc: E1_H02E0601 V02S0601 arc: E1_H02E0701 V01N0101 arc: H00R0000 S1_V02N0401 arc: N1_V02N0201 H02W0201 arc: N1_V02N0701 H06W0203 arc: V00B0000 H02W0601 arc: CE0 V02N0201 arc: CE1 H00R0000 arc: CE2 H00R0000 arc: CE3 V02N0601 arc: CLK0 G_HPBX0000 arc: E1_H01E0001 Q2 arc: E1_H02E0201 Q2 arc: E1_H02E0401 Q4 arc: H01W0100 Q6 arc: M0 H02W0601 arc: M2 H02E0601 arc: M4 V00B0000 arc: M6 H02E0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q0 arc: V01S0100 Q4 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R56C30:PLC2 arc: H00R0000 E1_H02W0601 arc: N1_V02N0001 E1_H01W0000 arc: N1_V02N0101 E1_H01W0100 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0501 E1_H01W0100 arc: S1_V02S0101 N1_V02S0001 arc: S1_V02S0201 H06E0103 arc: S1_V02S0301 W1_H02E0301 arc: S1_V02S0401 H06E0203 arc: S1_V02S0601 N3_V06S0303 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0303 N3_V06S0203 arc: V00T0000 V02S0401 arc: V00T0100 V02N0501 arc: W1_H02W0701 N1_V02S0701 arc: CE0 H02W0101 arc: CE1 H02W0101 arc: CE2 H02W0101 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: E1_H02E0401 Q6 arc: H01W0000 Q6 arc: M0 V00T0000 arc: M2 W1_H02E0601 arc: M4 V00T0100 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q2 arc: N1_V01N0101 Q0 arc: N3_V06N0303 Q6 arc: V01S0100 Q4 arc: W3_H06W0303 Q6 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R56C31:PLC2 arc: H00L0100 S1_V02N0101 arc: N1_V02N0001 H06E0003 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 H06E0003 arc: N1_V02N0401 E1_H01W0000 arc: N1_V02N0601 N1_V01S0000 arc: N3_V06N0003 H06E0003 arc: N3_V06N0303 H06E0303 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 H02W0401 arc: V00T0000 W1_H02E0001 arc: W1_H02W0101 S1_V02N0101 arc: CE0 S1_V02N0201 arc: CE1 S1_V02N0201 arc: CE2 H00L0100 arc: CLK0 G_HPBX0000 arc: H01W0000 Q2 arc: H01W0100 Q0 arc: M0 V00T0000 arc: M2 V00B0000 arc: M4 H02E0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0101 Q4 arc: V01S0000 Q2 arc: V01S0100 Q4 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R56C32:PLC2 arc: H00L0000 V02S0201 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0201 N1_V01S0000 arc: N1_V02N0601 N1_V01S0000 arc: N1_V02N0701 N1_V01S0100 arc: V00B0100 V02N0101 arc: V01S0100 N3_V06S0303 arc: W1_H02W0601 N1_V01S0000 arc: CE0 V02S0201 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: H01W0000 Q0 arc: M0 V00B0100 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK3 CLK0 arc: N3_V06N0003 Q0 arc: N3_V06N0303 Q6 arc: V00T0000 Q0 arc: W1_H02W0401 Q6 arc: W3_H06W0003 Q0 arc: W3_H06W0303 Q6 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R56C3:PLC2 arc: E1_H02E0001 N1_V02S0001 arc: H00L0000 H02E0201 arc: H00R0000 V02S0601 arc: H00R0100 H02E0701 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0301 S3_V06N0003 arc: S1_V02S0001 E1_H02W0001 arc: S1_V02S0501 E1_H02W0501 arc: V00B0000 H02E0401 arc: V00B0100 E1_H02W0501 arc: V00T0000 N1_V02S0601 arc: V00T0100 N1_V02S0501 arc: V01S0100 N3_V06S0303 arc: W1_H02W0201 V06N0103 arc: W1_H02W0601 N3_V06S0303 arc: A0 H01E0001 arc: A1 V02N0701 arc: A2 W1_H02E0501 arc: A3 E1_H02W0501 arc: A4 S1_V02N0101 arc: A5 H02E0501 arc: A7 H00L0000 arc: B0 V00B0000 arc: B1 H00R0100 arc: B2 V02S0301 arc: B3 W1_H02E0301 arc: B4 H02E0301 arc: B5 V00B0100 arc: B7 V00T0000 arc: C0 N1_V02S0601 arc: C1 V02N0601 arc: C2 V02S0401 arc: C3 V02S0401 arc: C4 E1_H01E0101 arc: C5 H02E0601 arc: C7 V02S0201 arc: CLK0 G_HPBX0000 arc: D0 V00T0100 arc: D1 H00R0000 arc: D2 E1_H02W0201 arc: D3 N1_V02S0001 arc: D4 S1_V02N0601 arc: D5 H00L0100 arc: D7 V02S0601 arc: E1_H01E0101 F5 arc: E1_H02E0201 F0 arc: E1_H02E0601 Q4 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H00L0100 F1 arc: M6 N1_V01N0101 arc: MUXCLK2 CLK0 arc: N1_V01N0101 F3 arc: N1_V02N0201 F2 arc: S1_V02S0601 F6 word: SLICEC.K0.INIT 1010111000001100 word: SLICEC.K1.INIT 0111000000000000 word: SLICEA.K0.INIT 1000010000100001 word: SLICEA.K1.INIT 0001010100111111 word: SLICEB.K0.INIT 1000010000100001 word: SLICEB.K1.INIT 0000011101110111 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0001010100111111 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 .tile R56C4:PLC2 arc: E1_H02E0601 N1_V01S0000 arc: E1_H02E0701 V02S0701 arc: H00L0000 H02W0001 arc: H00L0100 V02N0301 arc: H00R0000 H02W0401 arc: H00R0100 E1_H02W0501 arc: N1_V02N0001 H02W0001 arc: N1_V02N0101 H02W0101 arc: N1_V02N0201 H02E0201 arc: S1_V02S0101 W1_H02E0101 arc: S1_V02S0701 E1_H01W0100 arc: V00B0100 E1_H02W0701 arc: A1 V02N0501 arc: A3 V02S0501 arc: A6 H02W0701 arc: A7 N1_V01S0100 arc: B1 E1_H02W0301 arc: B3 V02N0301 arc: B4 V01S0000 arc: B5 H00R0000 arc: B6 N1_V02S0501 arc: B7 V02S0501 arc: C1 H00L0000 arc: C3 H00L0000 arc: C4 V02S0201 arc: C5 F4 arc: C6 V02S0001 arc: C7 S1_V02N0201 arc: D1 V00B0100 arc: D3 N1_V02S0201 arc: D4 H00R0100 arc: D5 E1_H02W0201 arc: D6 H02E0001 arc: D7 H00L0100 arc: E1_H01E0001 F5 arc: E1_H02E0401 F4 arc: E3_H06E0003 F0 arc: F0 F5A_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: M0 V00B0000 arc: N1_V01N0001 F5 arc: N1_V01N0101 F4 arc: N1_V02N0301 F3 arc: V00B0000 F6 arc: V01S0000 F7 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0001010100111111 word: SLICED.K0.INIT 0000011101110111 word: SLICED.K1.INIT 1000010000100001 word: SLICEC.K0.INIT 0011111111111111 word: SLICEC.K1.INIT 0000001100000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0001001101011111 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 .tile R56C5:PLC2 arc: E1_H02E0201 V02S0201 arc: E1_H02E0601 S1_V02N0601 arc: E1_H02E0701 N1_V02S0701 arc: E3_H06E0003 V06S0003 arc: E3_H06E0303 W1_H02E0601 arc: H00R0000 N1_V02S0401 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0501 S3_V06N0303 arc: N1_V02N0701 N1_V01S0100 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0101 N3_V06S0103 arc: S3_V06S0203 N3_V06S0103 arc: V00B0000 V02N0001 arc: V00B0100 E1_H02W0501 arc: V00T0100 V02N0501 arc: W1_H02W0001 E1_H02W0501 arc: W1_H02W0101 N3_V06S0103 arc: W1_H02W0201 N1_V01S0000 arc: W1_H02W0501 E1_H02W0501 arc: W1_H02W0701 N1_V02S0701 arc: W3_H06W0203 N1_V01S0000 arc: A1 V01N0101 arc: A4 S1_V02N0301 arc: A6 S1_V02N0301 arc: B1 H02W0101 arc: B3 E1_H01W0100 arc: B4 V01S0000 arc: B6 V01S0000 arc: C0 S1_V02N0401 arc: C1 S1_V02N0401 arc: C3 H00R0100 arc: C4 H01E0001 arc: C5 V00B0100 arc: C6 H01E0001 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: D0 H02W0001 arc: D1 H00R0000 arc: D3 V02N0001 arc: D4 V00B0000 arc: D5 V02S0401 arc: D6 V00B0000 arc: E1_H02E0001 F0 arc: E1_H02E0101 F1 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H00L0100 F3 arc: H00R0100 F5 arc: H01W0100 F1 arc: LSR0 V00T0100 arc: M6 H02E0401 arc: MUXCLK3 CLK0 arc: MUXLSR3 LSR0 arc: N1_V01N0101 F4 arc: N1_V02N0601 F4 arc: V01S0000 F5 arc: W1_H02W0401 Q6 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1100111111001100 word: SLICEA.K0.INIT 1111000000000000 word: SLICEA.K1.INIT 1000010000100001 word: SLICEC.K0.INIT 1011001110100000 word: SLICEC.K1.INIT 0000000000001111 word: SLICED.K0.INIT 0100110001011111 word: SLICED.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R56C6:PLC2 arc: E1_H02E0401 V06S0203 arc: E1_H02E0501 V06N0303 arc: E1_H02E0601 V02N0601 arc: E1_H02E0701 W1_H02E0601 arc: H00L0000 N1_V02S0001 arc: H00R0000 S1_V02N0601 arc: H00R0100 N1_V02S0501 arc: N1_V02N0201 E1_H01W0000 arc: N1_V02N0301 E1_H01W0100 arc: N1_V02N0501 S1_V02N0501 arc: N1_V02N0601 E1_H01W0000 arc: N1_V02N0701 W1_H02E0701 arc: V00B0000 N1_V02S0001 arc: V00B0100 V02N0301 arc: V00T0000 H02E0201 arc: V00T0100 H02W0101 arc: W1_H02W0001 E1_H02W0001 arc: W1_H02W0101 V01N0101 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0501 V02S0501 arc: W1_H02W0701 V02N0701 arc: A0 S1_V02N0501 arc: A3 V00T0000 arc: A5 V02N0301 arc: A6 H00L0000 arc: A7 H02E0701 arc: B0 H02E0101 arc: B3 S1_V02N0101 arc: B5 S1_V02N0701 arc: B6 V00B0100 arc: B7 V00B0000 arc: C0 V02N0601 arc: C3 V02S0601 arc: C5 E1_H02W0401 arc: C6 V00T0100 arc: C7 V00T0000 arc: D0 V02N0001 arc: D3 H00R0000 arc: D5 H00R0100 arc: D6 S1_V02N0401 arc: D7 N1_V02S0601 arc: E1_H01E0101 F7 arc: F0 F5A_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0100 F0 arc: M0 H02E0601 arc: M4 E1_H01E0101 arc: N1_V01N0101 F0 arc: N1_V02N0001 F0 arc: N1_V02N0101 F3 arc: N1_V02N0401 F6 arc: S3_V06S0203 F4 arc: W1_H02W0201 F0 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1001000000001001 word: SLICED.K0.INIT 1001000000001001 word: SLICED.K1.INIT 0000011101110111 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0001010100111111 word: SLICEA.K0.INIT 1000000000000000 word: SLICEA.K1.INIT 1111111111111111 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R56C7:PLC2 arc: E1_H02E0001 W1_H02E0001 arc: E1_H02E0101 V02N0101 arc: E1_H02E0601 S1_V02N0601 arc: E1_H02E0701 S1_V02N0701 arc: H00R0000 V02N0601 arc: H00R0100 V02S0501 arc: N1_V02N0001 H02W0001 arc: N1_V02N0501 H02E0501 arc: N1_V02N0601 S3_V06N0303 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S1_V02N0401 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0601 H02W0601 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0203 N3_V06S0103 arc: V00B0000 N1_V02S0001 arc: V00T0000 V02S0601 arc: W1_H02W0101 N1_V02S0101 arc: A0 N1_V02S0501 arc: A3 N1_V02S0701 arc: A4 V02S0101 arc: A6 S1_V02N0101 arc: A7 H02E0701 arc: B0 W1_H02E0101 arc: B2 V02N0301 arc: B3 H00R0000 arc: B4 V02N0701 arc: B5 V02S0701 arc: B6 V01S0000 arc: B7 V02N0501 arc: C0 H02E0601 arc: C2 H00L0100 arc: C3 N1_V01N0001 arc: C4 V00B0100 arc: C5 V02S0001 arc: C6 E1_H01E0101 arc: C7 V00T0000 arc: CLK0 G_HPBX0000 arc: D0 S1_V02N0201 arc: D2 H02W0001 arc: D3 N1_V01S0000 arc: D4 V02S0601 arc: D5 V02N0401 arc: D6 V02S0401 arc: D7 H00R0100 arc: E1_H01E0001 F5 arc: E1_H01E0101 F2 arc: E3_H06E0303 Q6 arc: F0 F5A_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 F3 arc: H01W0000 F0 arc: H01W0100 F0 arc: M0 V00B0000 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F5 arc: N1_V01N0101 F5 arc: N1_V02N0201 F0 arc: S1_V02S0401 F4 arc: V00B0100 F5 arc: V01S0000 F7 arc: W1_H02W0001 F0 arc: W1_H02W0501 F5 word: SLICEC.K0.INIT 0001010100111111 word: SLICEC.K1.INIT 1100000000000000 word: SLICED.K0.INIT 0010101011111111 word: SLICED.K1.INIT 0001001101011111 word: SLICEA.K0.INIT 1000000000000000 word: SLICEA.K1.INIT 1111111111111111 word: SLICEB.K0.INIT 0011000011110000 word: SLICEB.K1.INIT 0001010100111111 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 .tile R56C8:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0101 V02N0101 arc: E1_H02E0301 N1_V01S0100 arc: E1_H02E0501 S1_V02N0501 arc: E1_H02E0601 V02S0601 arc: H00L0000 V02S0201 arc: H00R0000 W1_H02E0401 arc: H00R0100 H02E0701 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0501 S3_V06N0303 arc: N3_V06N0003 S3_V06N0303 arc: S1_V02S0001 H02W0001 arc: S1_V02S0301 E1_H02W0301 arc: S1_V02S0501 S3_V06N0303 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 N1_V02S0201 arc: V00B0100 S1_V02N0301 arc: V00T0000 E1_H02W0001 arc: V00T0100 V02S0701 arc: W1_H02W0001 V01N0001 arc: W1_H02W0401 H01E0001 arc: W1_H02W0601 V06S0303 arc: A1 H00L0000 arc: A2 N1_V02S0501 arc: A5 N1_V02S0101 arc: A7 E1_H02W0701 arc: B1 H02E0101 arc: B2 H00R0000 arc: B5 V01S0000 arc: B7 V00B0100 arc: C1 H00R0100 arc: C2 H00L0100 arc: C3 V02N0401 arc: C5 V00T0000 arc: C7 V02N0001 arc: CLK0 G_HPBX0000 arc: D1 V01S0100 arc: D2 V00T0100 arc: D3 H02W0001 arc: D5 H02E0001 arc: D7 H01W0000 arc: E1_H02E0201 F0 arc: E3_H06E0203 Q7 arc: F0 F5A_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F7 F7_SLICE arc: H00L0100 F3 arc: H01W0000 F4 arc: M0 H02E0601 arc: M4 V00B0000 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F3 arc: V01S0000 F2 arc: V01S0100 F3 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1111111111101100 word: SLICEB.K0.INIT 0001001101011111 word: SLICEB.K1.INIT 1111000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1110101011000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1111111110111111 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 .tile R56C9:PLC2 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0201 N1_V02S0201 arc: E1_H02E0601 V06S0303 arc: H00R0000 S1_V02N0401 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0001 N3_V06S0003 arc: N1_V02N0101 S1_V02N0001 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0601 H06W0303 arc: N1_V02N0701 N3_V06S0203 arc: S1_V02S0101 N1_V02S0101 arc: S1_V02S0201 N1_V02S0701 arc: S3_V06S0003 E1_H01W0000 arc: V00B0100 H02E0501 arc: V00T0000 H02E0201 arc: V00T0100 H02E0301 arc: V01S0000 S3_V06N0103 arc: W1_H02W0001 S3_V06N0003 arc: A1 E1_H01E0001 arc: B1 V00T0000 arc: B6 H02E0101 arc: C1 H02E0601 arc: C6 H01E0001 arc: CE2 S1_V02N0601 arc: CLK0 G_HPBX0000 arc: D1 H00R0000 arc: D6 V02S0601 arc: D7 V02N0401 arc: E1_H01E0001 Q4 arc: E3_H06E0103 Q1 arc: E3_H06E0303 Q6 arc: F1 F1_SLICE arc: F6 F5D_SLICE arc: M4 V00T0100 arc: M6 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1110111111001111 word: SLICED.K0.INIT 1111110000001100 word: SLICED.K1.INIT 1111111100000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 .tile R57C10:PLC2 arc: H00R0000 V02N0601 arc: H00R0100 V02N0701 arc: N1_V02N0001 H02W0001 arc: N1_V02N0401 W1_H02E0401 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0601 H02E0601 arc: S3_V06S0003 E3_H06W0003 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 E3_H06W0203 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 W1_H02E0601 arc: V00B0100 V02S0301 arc: V00T0000 W1_H02E0201 arc: V00T0100 V02S0701 arc: V01S0100 N3_V06S0303 arc: W3_H06W0303 E3_H06W0203 arc: B1 H00R0100 arc: B4 S1_V02N0701 arc: C0 H00R0100 arc: C1 V02N0601 arc: C4 V00B0100 arc: CE1 W1_H02E0101 arc: CLK0 G_HPBX0000 arc: D0 H00R0000 arc: D1 S1_V02N0201 arc: D4 V00B0000 arc: D5 V02N0401 arc: E3_H06E0103 Q2 arc: E3_H06E0203 Q4 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F4 F5C_SLICE arc: H01W0000 F1 arc: M2 V00T0100 arc: M4 V00T0000 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N3_V06N0003 F0 arc: N3_V06N0103 Q2 arc: W1_H02W0201 F0 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000001111 word: SLICEA.K1.INIT 0000000000110000 word: SLICEC.K0.INIT 1111110000001100 word: SLICEC.K1.INIT 1111111100000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 .tile R57C11:PLC2 arc: E1_H02E0001 V06S0003 arc: E1_H02E0101 V06S0103 arc: E1_H02E0201 S1_V02N0201 arc: E1_H02E0501 N1_V02S0501 arc: H00L0000 V02N0201 arc: H00R0000 V02N0601 arc: H00R0100 N1_V02S0501 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0301 N3_V06S0003 arc: N1_V02N0701 E3_H06W0203 arc: N3_V06N0103 E3_H06W0103 arc: N3_V06N0303 E3_H06W0303 arc: S1_V02S0201 H06W0103 arc: S3_V06S0003 H06W0003 arc: S3_V06S0103 N3_V06S0103 arc: V00B0000 V02S0001 arc: V00B0100 V02S0301 arc: V00T0100 N1_V02S0501 arc: W1_H02W0001 V06N0003 arc: B3 V02N0301 arc: C1 H00R0100 arc: C3 H00L0000 arc: C4 V00T0100 arc: C5 V00T0100 arc: CE1 H02W0101 arc: CE3 V02S0601 arc: CLK0 G_HPBX0000 arc: D1 H00R0000 arc: D3 N1_V01S0000 arc: D4 V00B0000 arc: D5 N1_V02S0401 arc: E1_H02E0301 Q3 arc: E3_H06E0003 F3 arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: M6 V00B0100 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 F1 arc: N1_V02N0501 F5 arc: N3_V06N0003 F3 arc: S3_V06S0303 Q6 arc: V01S0100 F4 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1111001111000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000111111110000 word: SLICEC.K0.INIT 0000111111110000 word: SLICEC.K1.INIT 0000111111110000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 .tile R57C12:PLC2 arc: E1_H02E0101 N1_V02S0101 arc: E1_H02E0201 N3_V06S0103 arc: E1_H02E0601 N3_V06S0303 arc: H00L0100 N1_V02S0101 arc: H00R0000 V02S0601 arc: H00R0100 H02E0501 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0601 H06E0303 arc: N1_V02N0701 H02W0701 arc: N3_V06N0103 S1_V02N0101 arc: S1_V02S0101 N1_V01S0100 arc: S1_V02S0401 N1_V02S0101 arc: S3_V06S0003 E1_H01W0000 arc: S3_V06S0103 N3_V06S0003 arc: V00B0000 V02S0001 arc: V00B0100 H02E0501 arc: V00T0100 V02S0501 arc: W1_H02W0101 N1_V02S0101 arc: B5 H02E0101 arc: C0 H00R0100 arc: C1 H00R0100 arc: C2 H00R0100 arc: C3 H00R0100 arc: C5 V00T0100 arc: C6 V00B0100 arc: C7 V00B0100 arc: CE2 H00L0100 arc: CLK0 G_HPBX0000 arc: D0 H02E0001 arc: D1 H00R0000 arc: D2 H02E0201 arc: D3 N1_V01S0000 arc: D5 N1_V02S0601 arc: D6 S1_V02N0401 arc: D7 V00B0000 arc: E1_H01E0101 F0 arc: E3_H06E0303 Q5 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: MUXCLK2 CLK0 arc: N1_V01N0001 F2 arc: N1_V01N0101 F5 arc: N1_V02N0101 F1 arc: N1_V02N0301 F3 arc: N1_V02N0501 F7 arc: S3_V06S0303 F5 arc: V01S0100 F6 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1111001111000000 word: SLICEB.K0.INIT 0000111111110000 word: SLICEB.K1.INIT 0000111111110000 word: SLICED.K0.INIT 0000111111110000 word: SLICED.K1.INIT 0000111111110000 word: SLICEA.K0.INIT 0000111111110000 word: SLICEA.K1.INIT 0000111111110000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 .tile R57C13:PLC2 arc: E1_H02E0201 V02N0201 arc: H00L0100 V02S0301 arc: H00R0000 S1_V02N0601 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0001 N3_V06S0003 arc: N1_V02N0101 V01N0101 arc: N1_V02N0201 H02W0201 arc: N1_V02N0401 N3_V06S0203 arc: N1_V02N0501 S3_V06N0303 arc: N1_V02N0601 N3_V06S0303 arc: N3_V06N0103 H06E0103 arc: S1_V02S0001 N1_V01S0000 arc: S1_V02S0301 W1_H02E0301 arc: S1_V02S0401 N1_V02S0101 arc: S1_V02S0601 H02W0601 arc: S3_V06S0203 H06W0203 arc: S3_V06S0303 N1_V01S0100 arc: V00B0000 V02S0201 arc: V00B0100 V02N0101 arc: V00T0000 H02W0001 arc: V00T0100 H02W0301 arc: W1_H02W0701 H01E0101 arc: B3 H00R0000 arc: B5 V02S0501 arc: B6 E1_H02W0301 arc: C0 N1_V02S0601 arc: C1 N1_V02S0601 arc: C3 E1_H02W0401 arc: C5 V00T0000 arc: C6 V00T0100 arc: CE1 H02E0101 arc: CE2 H02E0101 arc: CLK0 G_HPBX0000 arc: D0 E1_H02W0201 arc: D1 H02E0201 arc: D3 V02S0001 arc: D5 V00B0000 arc: D6 H00L0100 arc: D7 H02W0201 arc: E1_H02E0301 Q3 arc: E1_H02E0601 Q6 arc: E3_H06E0303 Q6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H01W0000 Q5 arc: M6 V00B0100 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V02N0301 F1 arc: N3_V06N0003 F3 arc: N3_V06N0303 F5 arc: S1_V02S0701 F5 arc: S3_V06S0003 F3 arc: V01S0100 F0 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1111001111000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1111001111000000 word: SLICEA.K0.INIT 0000111111110000 word: SLICEA.K1.INIT 0000111111110000 word: SLICED.K0.INIT 1111110000001100 word: SLICED.K1.INIT 1111111100000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 .tile R57C14:PLC2 arc: E1_H02E0101 E1_H01W0100 arc: E1_H02E0201 V02S0201 arc: E1_H02E0601 V02N0601 arc: E3_H06E0203 W3_H06E0103 arc: H00L0000 V02N0001 arc: H00R0000 V02S0401 arc: H00R0100 N1_V02S0701 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0101 H02W0101 arc: N1_V02N0201 E3_H06W0103 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0501 H02W0501 arc: N1_V02N0701 H02W0701 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0203 arc: N3_V06N0303 S1_V02N0601 arc: S1_V02S0001 H06E0003 arc: S1_V02S0101 E3_H06W0103 arc: S1_V02S0501 N1_V02S0401 arc: S1_V02S0601 W1_H02E0601 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 V02S0001 arc: V00B0100 V02S0101 arc: V00T0000 S1_V02N0401 arc: V00T0100 N1_V02S0701 arc: V01S0100 N3_V06S0303 arc: W1_H02W0001 N1_V02S0001 arc: W1_H02W0201 V01N0001 arc: W1_H02W0301 V02S0301 arc: W1_H02W0601 N3_V06S0303 arc: W3_H06W0003 N3_V06S0003 arc: W3_H06W0103 E3_H06W0103 arc: A1 V02N0701 arc: A2 V02N0701 arc: A5 V02N0101 arc: A6 V02N0101 arc: B1 V00T0000 arc: B2 H00L0000 arc: B5 H00L0000 arc: B6 V00T0000 arc: C1 H00R0100 arc: C2 H00R0100 arc: C5 V00T0100 arc: C6 V00T0100 arc: C7 V02N0001 arc: D1 V02S0001 arc: D2 V02S0001 arc: D5 V00B0000 arc: D6 V00B0000 arc: D7 V00B0000 arc: F0 F5A_SLICE arc: F1 FXA_SLICE arc: F2 F5B_SLICE arc: F3 FXB_SLICE arc: F4 F5C_SLICE arc: F5 FXC_SLICE arc: F6 F5D_SLICE arc: M0 V00B0100 arc: M1 H00R0000 arc: M2 V00B0100 arc: M3 H02E0201 arc: M4 V00B0100 arc: M5 H00R0000 arc: M6 V00B0100 arc: S3_V06S0003 F3 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1000000000000000 word: SLICEB.K0.INIT 1000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0100110000000000 word: SLICED.K0.INIT 0111111111111111 word: SLICED.K1.INIT 0000111111111111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 .tile R57C15:PLC2 arc: E1_H02E0001 S3_V06N0003 arc: E1_H02E0201 V02S0201 arc: E1_H02E0401 V02N0401 arc: E1_H02E0501 V02S0501 arc: E1_H02E0601 S1_V02N0601 arc: E1_H02E0701 W1_H02E0601 arc: H00L0000 H02W0001 arc: H00L0100 V02S0301 arc: H00R0000 V02S0401 arc: H00R0100 S1_V02N0501 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0601 E3_H06W0303 arc: N1_V02N0701 W3_H06E0203 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0203 S1_V02N0401 arc: S1_V02S0301 W1_H02E0301 arc: S1_V02S0601 H06E0303 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 E1_H01W0100 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N1_V02S0501 arc: V00B0100 E1_H02W0701 arc: V00T0000 N1_V02S0401 arc: W1_H02W0101 S3_V06N0103 arc: W1_H02W0201 E3_H06W0103 arc: W1_H02W0301 W3_H06E0003 arc: W1_H02W0401 N3_V06S0203 arc: W1_H02W0501 N3_V06S0303 arc: W1_H02W0701 N1_V01S0100 arc: B1 H00R0100 arc: B5 S1_V02N0501 arc: C1 H00L0000 arc: C3 V02N0601 arc: C5 V00T0000 arc: CE0 H00L0100 arc: CE2 H00L0100 arc: CLK0 G_HPBX0000 arc: D1 H00R0000 arc: D3 V00B0100 arc: D5 H02E0201 arc: E1_H01E0101 F1 arc: E1_H02E0101 F1 arc: E1_H02E0301 Q1 arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: H01W0100 Q5 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0001 F5 arc: N1_V02N0301 F3 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111001111000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1111001111000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000111111110000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 .tile R57C16:PLC2 arc: E1_H02E0001 V02N0001 arc: E1_H02E0101 E3_H06W0103 arc: E1_H02E0201 S1_V02N0201 arc: E1_H02E0401 W3_H06E0203 arc: E1_H02E0601 V06S0303 arc: E3_H06E0303 W3_H06E0203 arc: H00L0100 H02E0101 arc: H00R0000 V02N0401 arc: H00R0100 H02E0701 arc: N1_V02N0101 H01E0101 arc: N1_V02N0201 E3_H06W0103 arc: N1_V02N0401 H02W0401 arc: N1_V02N0601 S1_V02N0301 arc: N1_V02N0701 N3_V06S0203 arc: N3_V06N0103 W3_H06E0103 arc: S1_V02S0001 H02E0001 arc: S1_V02S0101 E3_H06W0103 arc: S1_V02S0201 W3_H06E0103 arc: S3_V06S0003 N1_V02S0301 arc: S3_V06S0103 E3_H06W0103 arc: S3_V06S0303 N3_V06S0303 arc: V00B0100 H02E0501 arc: W1_H02W0001 N1_V02S0001 arc: A3 V00B0000 arc: B1 H00R0100 arc: B2 W1_H02E0101 arc: B3 H00L0000 arc: B5 H02W0301 arc: B6 H02E0301 arc: B7 V00B0000 arc: C0 S1_V02N0401 arc: C1 S1_V02N0401 arc: C2 W1_H02E0601 arc: C3 V02N0601 arc: C5 H02E0401 arc: C6 W1_H02E0601 arc: C7 H02W0601 arc: CE1 V02N0201 arc: CE2 H02W0101 arc: CE3 S1_V02N0601 arc: CLK0 G_HPBX0000 arc: D0 V02S0201 arc: D1 V00B0100 arc: D2 H02E0201 arc: D3 H00R0000 arc: D5 V02S0401 arc: D6 H00L0100 arc: D7 H02E0001 arc: E1_H01E0101 F0 arc: E3_H06E0103 Q2 arc: E3_H06E0203 F7 arc: F0 F5A_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: H01W0100 F3 arc: M0 H02E0601 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F5 arc: N1_V02N0501 Q5 arc: N3_V06N0203 F7 arc: N3_V06N0303 Q6 arc: S3_V06S0203 F7 arc: V00B0000 Q6 arc: V01S0000 Q2 arc: W3_H06W0003 F3 arc: W3_H06W0203 F7 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1111001111000000 word: SLICEB.K0.INIT 1100111111000000 word: SLICEB.K1.INIT 0000000000000001 word: SLICED.K0.INIT 1100111111000000 word: SLICED.K1.INIT 1100110011110000 word: SLICEA.K0.INIT 0000111111111111 word: SLICEA.K1.INIT 0000001111110011 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.A1MUX 1 .tile R57C17:PLC2 arc: E1_H02E0201 S1_V02N0201 arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0501 N3_V06S0303 arc: E1_H02E0601 E1_H01W0000 arc: E3_H06E0003 V06S0003 arc: H00L0000 S1_V02N0001 arc: H00L0100 H02E0101 arc: H00R0000 V02N0401 arc: H00R0100 S1_V02N0701 arc: N1_V02N0001 N1_V01S0000 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0601 H02E0601 arc: N1_V02N0701 V01N0101 arc: N3_V06N0103 H06W0103 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0101 H06W0103 arc: S3_V06S0003 N1_V02S0001 arc: S3_V06S0103 H06W0103 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 V02N0001 arc: V00B0100 V02S0101 arc: V00T0000 S1_V02N0401 arc: V00T0100 H02E0101 arc: W1_H02W0101 V06S0103 arc: W1_H02W0301 V02S0301 arc: W1_H02W0401 V01N0001 arc: W1_H02W0601 V02S0601 arc: W1_H02W0701 N3_V06S0203 arc: A0 V02N0701 arc: A6 N1_V01N0101 arc: B0 V00T0000 arc: B1 V02N0101 arc: B3 V02S0301 arc: B4 H00L0000 arc: B6 V02N0501 arc: B7 S1_V02N0501 arc: C0 N1_V02S0401 arc: C1 H00L0100 arc: C3 V02N0601 arc: C4 V02S0001 arc: C6 V00T0000 arc: C7 V00T0100 arc: CE1 H00R0100 arc: CLK0 G_HPBX0000 arc: D0 H01E0101 arc: D1 H00R0000 arc: D3 V02N0001 arc: D4 V00B0000 arc: D5 V02N0601 arc: D6 V02S0401 arc: D7 H02E0001 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: M4 V00B0100 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0001 Q3 arc: N1_V01N0101 Q4 arc: N3_V06N0003 F0 arc: V01S0000 F3 arc: W3_H06W0103 F1 arc: W3_H06W0203 F7 arc: W3_H06W0303 F6 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1111001111000000 word: SLICED.K0.INIT 1111110100000000 word: SLICED.K1.INIT 0011000000111111 word: SLICEA.K0.INIT 1110111100000000 word: SLICEA.K1.INIT 0011000000111111 word: SLICEC.K0.INIT 1111110000110000 word: SLICEC.K1.INIT 1111111100000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 .tile R57C18:PLC2 arc: E1_H02E0101 N3_V06S0103 arc: E1_H02E0201 S1_V02N0201 arc: E1_H02E0401 W1_H02E0401 arc: E1_H02E0501 N3_V06S0303 arc: E3_H06E0103 N3_V06S0103 arc: H00L0000 H02W0001 arc: H00L0100 N1_V02S0301 arc: H00R0100 H02E0501 arc: N1_V02N0201 H02E0201 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0601 E1_H02W0601 arc: N1_V02N0701 H06W0203 arc: N3_V06N0203 S1_V02N0401 arc: S1_V02S0001 N1_V02S0501 arc: S1_V02S0701 V01N0101 arc: S3_V06S0003 N1_V02S0001 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 V02N0201 arc: V00B0100 V02S0101 arc: V00T0000 W1_H02E0201 arc: A1 V02N0501 arc: A3 S1_V02N0501 arc: B1 H02W0301 arc: B2 H00R0100 arc: B3 W1_H02E0101 arc: B4 H02E0301 arc: B7 S1_V02N0701 arc: C1 E1_H02W0601 arc: C2 H00L0100 arc: C3 H00L0000 arc: C4 H02W0601 arc: C6 E1_H01E0101 arc: C7 V00T0000 arc: CLK0 G_HPBX0000 arc: D0 V01S0100 arc: D1 V01S0100 arc: D2 H02W0001 arc: D3 V02N0001 arc: D4 V02N0601 arc: D5 V00B0000 arc: D6 H02E0201 arc: D7 E1_H02W0001 arc: E1_H01E0001 F6 arc: E1_H01E0101 Q4 arc: E1_H02E0601 Q4 arc: F0 F5A_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F5D_SLICE arc: H01W0000 F2 arc: M0 H02E0601 arc: M4 V00B0100 arc: M6 H02W0401 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: N1_V02N0001 Q0 arc: N3_V06N0003 F0 arc: V01S0100 F3 word: SLICEB.K0.INIT 0000000011111100 word: SLICEB.K1.INIT 1011000010000000 word: SLICED.K0.INIT 0000111111111111 word: SLICED.K1.INIT 0000001111001111 word: SLICEA.K0.INIT 1111111100000000 word: SLICEA.K1.INIT 1111111110001111 word: SLICEC.K0.INIT 1111110000110000 word: SLICEC.K1.INIT 1111111100000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 .tile R57C19:PLC2 arc: E1_H02E0201 H01E0001 arc: E1_H02E0301 V02N0301 arc: E1_H02E0401 S3_V06N0203 arc: E3_H06E0303 W3_H06E0303 arc: H00L0000 N1_V02S0001 arc: H00R0000 H02E0601 arc: H00R0100 E1_H02W0501 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0201 H06W0103 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0501 H02W0501 arc: N1_V02N0601 E1_H01W0000 arc: N1_V02N0701 E1_H02W0701 arc: S1_V02S0201 H06W0103 arc: S1_V02S0301 H02W0301 arc: S1_V02S0401 H06E0203 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 H02E0401 arc: V00B0100 E1_H02W0701 arc: V00T0100 S1_V02N0701 arc: V01S0000 N3_V06S0103 arc: W1_H02W0001 V06S0003 arc: W1_H02W0301 V02N0301 arc: W1_H02W0401 S1_V02N0401 arc: W1_H02W0601 S1_V02N0601 arc: A1 H00R0000 arc: A3 H02W0501 arc: A5 H02W0501 arc: B1 V00B0000 arc: B2 S1_V02N0301 arc: B3 H00L0000 arc: B4 S1_V02N0501 arc: B5 H00L0000 arc: C1 V02S0401 arc: C2 H00R0100 arc: C3 E1_H02W0601 arc: C4 V00B0100 arc: C5 E1_H02W0401 arc: CE3 H02W0101 arc: CLK0 G_HPBX0000 arc: D1 V00B0100 arc: D2 S1_V02N0001 arc: D3 E1_H02W0201 arc: D4 V02N0601 arc: D5 H01W0000 arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: H01W0000 F1 arc: M6 V00T0100 arc: MUXCLK3 CLK0 arc: N3_V06N0003 F3 arc: N3_V06N0103 F2 arc: N3_V06N0203 F4 arc: N3_V06N0303 F5 arc: V01S0100 Q6 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000011001010 word: SLICEB.K0.INIT 1100111111000000 word: SLICEB.K1.INIT 0000000010001100 word: SLICEC.K0.INIT 1100111111000000 word: SLICEC.K1.INIT 0000000010001100 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 .tile R57C20:PLC2 arc: E1_H02E0001 W1_H02E0501 arc: E1_H02E0101 V02N0101 arc: E1_H02E0201 N1_V02S0201 arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0401 N1_V01S0000 arc: E1_H02E0501 N1_V02S0501 arc: E3_H06E0303 W3_H06E0203 arc: H00R0000 V02S0401 arc: H00R0100 H02W0701 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0201 W1_H02E0201 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0701 H02W0701 arc: S1_V02S0101 W1_H02E0101 arc: S1_V02S0201 N3_V06S0103 arc: S1_V02S0401 N1_V02S0101 arc: S1_V02S0501 N1_V02S0401 arc: S1_V02S0701 N3_V06S0203 arc: S3_V06S0203 N3_V06S0203 arc: V00B0000 N1_V02S0201 arc: V00B0100 N1_V02S0301 arc: V00T0000 N1_V02S0601 arc: V00T0100 H02W0101 arc: W1_H02W0001 E1_H02W0501 arc: W1_H02W0301 V06S0003 arc: A4 F5 arc: A5 S1_V02N0301 arc: A7 V00T0100 arc: B4 E1_H02W0101 arc: B5 S1_V02N0701 arc: B7 V00B0000 arc: C4 V00B0100 arc: C5 S1_V02N0001 arc: C7 V00T0000 arc: CE1 H00L0100 arc: CLK0 G_HPBX0000 arc: D1 H00R0000 arc: D4 H02W0001 arc: D5 V02N0601 arc: D7 H00R0100 arc: E1_H01E0001 F7 arc: E1_H01E0101 F1 arc: E3_H06E0103 Q2 arc: E3_H06E0203 F4 arc: F1 F1_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H00L0100 F1 arc: H01W0000 F5 arc: M2 E1_H02W0601 arc: MUXCLK1 CLK0 arc: N1_V01N0001 F5 arc: N1_V01N0101 F1 arc: N1_V02N0101 F1 arc: N1_V02N0401 F4 arc: N1_V02N0601 F4 arc: N3_V06N0103 F1 arc: N3_V06N0203 F4 arc: S1_V02S0301 F1 arc: S3_V06S0103 F1 arc: W1_H02W0101 F1 arc: W1_H02W0501 F5 arc: W1_H02W0601 F4 arc: W3_H06W0103 F1 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000011111111 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000010101100 word: SLICEC.K0.INIT 0010000000110000 word: SLICEC.K1.INIT 1101111100000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ .tile R57C21:PLC2 arc: E1_H02E0401 W1_H02E0401 arc: E1_H02E0601 V02S0601 arc: E3_H06E0203 N1_V01S0000 arc: E3_H06E0303 H01E0101 arc: H00L0100 H02E0301 arc: H00R0000 W1_H02E0401 arc: N1_V02N0001 E1_H01W0000 arc: N1_V02N0101 H02E0101 arc: N1_V02N0301 N3_V06S0003 arc: N1_V02N0501 H02E0501 arc: N1_V02N0701 E1_H01W0100 arc: N3_V06N0103 H01E0101 arc: S1_V02S0001 H02E0001 arc: S1_V02S0101 H06E0103 arc: S1_V02S0501 N3_V06S0303 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 H01E0101 arc: V00B0000 S1_V02N0201 arc: V00B0100 E1_H02W0501 arc: V00T0000 S1_V02N0401 arc: V00T0100 W1_H02E0301 arc: W1_H02W0001 E1_H01W0000 arc: W1_H02W0101 N1_V01S0100 arc: W1_H02W0201 H01E0001 arc: W1_H02W0301 E1_H01W0100 arc: W1_H02W0401 E1_H01W0000 arc: W1_H02W0501 E1_H01W0100 arc: W1_H02W0601 E1_H01W0000 arc: W1_H02W0701 E1_H01W0100 arc: W3_H06W0103 N3_V06S0103 arc: W3_H06W0203 E1_H01W0000 arc: W3_H06W0303 E1_H01W0100 arc: A0 V02S0501 arc: A4 E1_H02W0701 arc: A5 V02N0301 arc: A6 H02W0701 arc: B0 H02E0301 arc: B1 V00B0000 arc: B3 N1_V02S0301 arc: B4 H00R0000 arc: B5 E1_H02W0301 arc: B6 H02E0301 arc: B7 V00T0000 arc: C0 H02W0401 arc: C1 E1_H02W0401 arc: C2 H00L0100 arc: C3 H02E0401 arc: C4 V00T0100 arc: C5 H02W0401 arc: C6 H02W0401 arc: C7 E1_H02W0601 arc: D0 F2 arc: D1 S1_V02N0001 arc: D2 H02E0201 arc: D3 E1_H02W0001 arc: D4 H00R0100 arc: D5 H02W0201 arc: D6 W1_H02E0201 arc: D7 V02N0601 arc: E1_H01E0001 F1 arc: E1_H01E0101 F4 arc: E1_H02E0201 F0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0100 F5 arc: M2 V00B0100 arc: N1_V01N0001 F7 arc: N1_V02N0401 F6 arc: V01S0100 F5 word: SLICEA.K0.INIT 1111110100000000 word: SLICEA.K1.INIT 0011000000111111 word: SLICEC.K0.INIT 0000000000000100 word: SLICEC.K1.INIT 0001000011011111 word: SLICED.K0.INIT 1111110100000000 word: SLICED.K1.INIT 0011000000111111 word: SLICEB.K0.INIT 0000111111111111 word: SLICEB.K1.INIT 0011001100001111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.A1MUX 1 .tile R57C22:PLC2 arc: E1_H02E0201 S1_V02N0201 arc: E1_H02E0301 V02N0301 arc: E1_H02E0501 W3_H06E0303 arc: E1_H02E0601 V01N0001 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0203 W3_H06E0203 arc: E3_H06E0303 N3_V06S0303 arc: H00R0000 S1_V02N0601 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0201 H01E0001 arc: N1_V02N0401 W3_H06E0203 arc: N1_V02N0501 H06E0303 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0103 arc: N3_V06N0303 S1_V02N0501 arc: S1_V02S0001 N3_V06S0003 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 W3_H06E0203 arc: S3_V06S0303 N3_V06S0303 arc: V00B0100 S1_V02N0101 arc: V00T0000 V02S0401 arc: W1_H02W0001 E1_H01W0000 arc: W1_H02W0101 H01E0101 arc: W1_H02W0201 N1_V02S0201 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0401 S1_V02N0401 arc: W1_H02W0501 W3_H06E0303 arc: W1_H02W0601 V02N0601 arc: W1_H02W0701 E1_H01W0100 arc: A0 H00R0000 arc: B0 F1 arc: C0 V02S0601 arc: C1 H02E0401 arc: C3 V02N0401 arc: CLK0 G_HPBX0000 arc: D0 V02N0201 arc: D1 V02N0001 arc: D3 V00T0100 arc: E1_H01E0001 F1 arc: E1_H01E0101 Q6 arc: E1_H02E0101 F1 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F3 F3_SLICE arc: H01W0000 F3 arc: H01W0100 F1 arc: LSR1 V00B0100 arc: M6 V00T0000 arc: MUXCLK3 CLK0 arc: MUXLSR3 LSR1 arc: N1_V01N0001 F1 arc: N1_V02N0001 F0 arc: N1_V02N0101 F1 arc: N1_V02N0301 F1 arc: S1_V02S0101 F1 arc: V00T0100 F1 arc: V01S0000 Q6 arc: V01S0100 F1 arc: W3_H06W0103 F1 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000111100000000 word: SLICEA.K0.INIT 1011000010000000 word: SLICEA.K1.INIT 0000000000001111 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 .tile R57C23:PLC2 arc: E1_H02E0501 V02N0501 arc: E1_H02E0601 V01N0001 arc: E3_H06E0003 W3_H06E0003 arc: H00R0000 E1_H02W0601 arc: H00R0100 E1_H02W0501 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0101 H02E0101 arc: N1_V02N0201 W1_H02E0201 arc: N1_V02N0301 H02E0301 arc: N1_V02N0401 H06E0203 arc: N1_V02N0701 S1_V02N0601 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0001 S3_V06N0003 arc: S1_V02S0201 S3_V06N0103 arc: S3_V06S0103 N3_V06S0103 arc: V00B0000 V02S0201 arc: V00B0100 V02N0101 arc: V00T0000 V02N0601 arc: V00T0100 V02S0701 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0401 H01E0001 arc: W1_H02W0501 S1_V02N0501 arc: W1_H02W0601 H01E0001 arc: W1_H02W0701 H01E0101 arc: A7 H00R0000 arc: B4 E1_H02W0301 arc: B7 H02E0101 arc: C4 W1_H02E0601 arc: C7 V00T0100 arc: CE0 H00R0100 arc: CE1 H00R0100 arc: CLK0 G_HPBX0000 arc: D4 V00B0000 arc: D5 H02E0201 arc: D7 V02N0401 arc: E3_H06E0103 Q2 arc: F4 F5C_SLICE arc: F7 F7_SLICE arc: H01W0000 F7 arc: H01W0100 Q4 arc: M0 H02W0601 arc: M2 V00T0000 arc: M4 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: S3_V06S0003 Q0 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1011000010000000 word: SLICEC.K0.INIT 1111110000001100 word: SLICEC.K1.INIT 1111111100000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 .tile R57C24:PLC2 arc: E1_H02E0201 W3_H06E0103 arc: H00R0100 E1_H02W0701 arc: N1_V02N0101 W1_H02E0101 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0401 H06E0203 arc: N1_V02N0501 W1_H02E0501 arc: S1_V02S0001 S3_V06N0003 arc: S1_V02S0501 H06E0303 arc: S1_V02S0601 S3_V06N0303 arc: S1_V02S0701 N3_V06S0203 arc: V00B0100 H02E0501 arc: V00T0000 V02N0401 arc: V01S0000 N3_V06S0103 arc: V01S0100 N3_V06S0303 arc: W1_H02W0601 V02N0601 arc: CE0 H00R0100 arc: CE1 H00R0100 arc: CE2 E1_H02W0101 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: M0 V00B0100 arc: M2 W1_H02E0601 arc: M4 V00T0000 arc: M6 H02W0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: S3_V06S0003 Q0 arc: S3_V06S0103 Q2 arc: S3_V06S0203 Q4 arc: S3_V06S0303 Q6 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R57C25:PLC2 arc: E1_H02E0201 V02N0201 arc: H00R0100 E1_H02W0501 arc: N1_V02N0101 H06E0103 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0301 S3_V06N0003 arc: N1_V02N0501 S3_V06N0303 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0001 N3_V06S0003 arc: S1_V02S0501 H06E0303 arc: S1_V02S0601 H02W0601 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 H06E0203 arc: S3_V06S0303 N3_V06S0303 arc: V00B0100 V02N0301 arc: W1_H02W0001 V06N0003 arc: W1_H02W0301 E1_H01W0100 arc: W1_H02W0401 V02N0401 arc: W1_H02W0501 E1_H02W0501 arc: W1_H02W0601 S1_V02N0601 arc: CE0 H00R0100 arc: CE1 H00R0100 arc: CE2 H00R0100 arc: CLK0 G_HPBX0000 arc: E3_H06E0103 Q2 arc: M0 V00B0100 arc: M2 W1_H02E0601 arc: M4 H02W0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: V01S0000 Q0 arc: V01S0100 Q4 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R57C26:PLC2 arc: E1_H02E0201 N3_V06S0103 arc: E1_H02E0501 E1_H01W0100 arc: E1_H02E0701 N3_V06S0203 arc: E3_H06E0203 W3_H06E0103 arc: H00R0100 H02W0501 arc: H01W0100 W3_H06E0303 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0701 N3_V06S0203 arc: S1_V02S0001 H02W0001 arc: S1_V02S0101 N3_V06S0103 arc: S1_V02S0201 W1_H02E0201 arc: S1_V02S0601 N1_V02S0601 arc: S1_V02S0701 H02W0701 arc: S3_V06S0003 N1_V02S0001 arc: S3_V06S0103 W3_H06E0103 arc: S3_V06S0203 E1_H01W0000 arc: V00T0000 E1_H02W0001 arc: V00T0100 E1_H02W0301 arc: W1_H02W0101 E1_H01W0100 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0401 N1_V02S0401 arc: W1_H02W0601 N3_V06S0303 arc: W1_H02W0701 E1_H01W0100 arc: CE0 H00R0100 arc: CE1 H00R0100 arc: CE2 H00R0100 arc: CLK0 G_HPBX0000 arc: E3_H06E0003 Q0 arc: E3_H06E0103 Q2 arc: M0 V00T0100 arc: M2 V00T0000 arc: M4 H02W0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: V01S0100 Q4 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R57C27:PLC2 arc: E1_H02E0501 W3_H06E0303 arc: E1_H02E0601 N3_V06S0303 arc: E1_H02E0701 N3_V06S0203 arc: E3_H06E0103 W1_H02E0201 arc: H00R0100 H02E0501 arc: H01W0100 W3_H06E0303 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0601 N3_V06S0303 arc: S1_V02S0101 N3_V06S0103 arc: S1_V02S0201 H02W0201 arc: S1_V02S0301 E1_H01W0100 arc: S1_V02S0401 H02W0401 arc: S1_V02S0501 W3_H06E0303 arc: S1_V02S0701 H02W0701 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0203 N3_V06S0203 arc: V00B0000 V02N0201 arc: V00B0100 V02N0101 arc: V00T0000 E1_H02W0001 arc: V00T0100 E1_H02W0101 arc: W1_H02W0001 V02N0001 arc: W1_H02W0401 V01N0001 arc: W1_H02W0501 W3_H06E0303 arc: W1_H02W0701 N3_V06S0203 arc: CE0 H00R0100 arc: CE1 H00R0100 arc: CE2 H00R0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: H01W0000 Q6 arc: M0 V00B0000 arc: M2 V00B0100 arc: M4 V00T0000 arc: M6 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: S1_V02S0001 Q2 arc: S1_V02S0601 Q4 arc: S3_V06S0303 Q6 arc: V01S0000 Q0 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R57C28:PLC2 arc: E1_H02E0301 N3_V06S0003 arc: E1_H02E0401 V01N0001 arc: E1_H02E0701 V02N0701 arc: E3_H06E0203 W3_H06E0203 arc: H00R0100 H02E0501 arc: H01W0100 W3_H06E0303 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0701 W1_H02E0701 arc: S1_V02S0101 N3_V06S0103 arc: S1_V02S0201 W1_H02E0201 arc: S1_V02S0301 E1_H02W0301 arc: S1_V02S0401 H02W0401 arc: S1_V02S0601 H02E0601 arc: S1_V02S0701 H02E0701 arc: S3_V06S0103 H06E0103 arc: S3_V06S0203 W3_H06E0203 arc: V00B0100 E1_H02W0701 arc: V00T0000 V02N0601 arc: V00T0100 H02W0301 arc: W1_H02W0001 V02N0001 arc: W1_H02W0201 N1_V01S0000 arc: W1_H02W0301 V02N0301 arc: W1_H02W0401 V02N0401 arc: W1_H02W0701 N3_V06S0203 arc: CE0 H00R0100 arc: CE1 H00R0100 arc: CE2 H00R0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: M0 H02W0601 arc: M2 V00T0100 arc: M4 V00B0100 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: S1_V02S0001 Q2 arc: S3_V06S0003 Q0 arc: S3_V06S0303 Q6 arc: V01S0000 Q4 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R57C29:PLC2 arc: E1_H02E0301 W3_H06E0003 arc: E1_H02E0401 V01N0001 arc: E1_H02E0501 W1_H02E0501 arc: H00R0100 W1_H02E0501 arc: N1_V02N0701 N3_V06S0203 arc: S1_V02S0101 H06E0103 arc: S1_V02S0301 H02E0301 arc: S1_V02S0501 N1_V02S0501 arc: S1_V02S0601 N1_V02S0601 arc: S1_V02S0701 H02E0701 arc: S3_V06S0003 H06E0003 arc: S3_V06S0103 W3_H06E0103 arc: S3_V06S0203 H06E0203 arc: V00B0000 V02N0201 arc: V00B0100 V02N0101 arc: V00T0100 H02W0101 arc: W1_H02W0001 V02N0001 arc: W1_H02W0101 V01N0101 arc: W1_H02W0301 V02N0301 arc: W1_H02W0401 V06S0203 arc: W1_H02W0601 V02N0601 arc: CE0 H00R0100 arc: CE1 H00R0100 arc: CE2 H00R0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: E1_H02E0001 Q0 arc: M0 V00B0100 arc: M2 V00T0100 arc: M4 H02E0401 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: S1_V02S0401 Q4 arc: V01S0000 Q2 arc: V01S0100 Q6 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R57C2:PLC2 arc: E1_H02E0101 V02N0101 arc: E1_H02E0301 E1_H01W0100 arc: E1_H02E0601 E3_H06W0303 arc: E1_H02E0701 N1_V01S0100 arc: N1_V02N0201 E1_H01W0000 arc: N1_V02N0501 E3_H06W0303 arc: N1_V02N0601 E1_H01W0000 arc: N3_V06N0103 E3_H06W0103 arc: V00B0100 H02W0701 arc: V00T0100 H02E0101 arc: CE0 S1_V02N0201 arc: CE1 S1_V02N0201 arc: CE2 S1_V02N0601 arc: CLK0 G_HPBX0000 arc: E1_H01E0101 Q2 arc: E1_H02E0201 Q0 arc: H01W0100 Q4 arc: M0 V00B0100 arc: M2 V00T0100 arc: M4 H02E0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0101 Q0 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R57C30:PLC2 arc: H00R0100 H02E0501 arc: N1_V02N0301 N1_V01S0100 arc: N1_V02N0501 E1_H02W0501 arc: S1_V02S0301 H02E0301 arc: S1_V02S0401 V01N0001 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 V02N0001 arc: V00T0100 V02N0701 arc: W1_H02W0101 V02N0101 arc: W1_H02W0301 V02N0301 arc: W1_H02W0701 V01N0101 arc: CE0 H00R0100 arc: CE1 H00R0100 arc: CE2 H00R0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: M0 E1_H02W0601 arc: M2 V00T0100 arc: M4 H02E0401 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: S1_V02S0001 Q2 arc: S3_V06S0003 Q0 arc: S3_V06S0203 Q4 arc: V01S0100 Q6 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R57C31:PLC2 arc: N1_V02N0001 N1_V01S0000 arc: N1_V02N0501 N1_V01S0100 arc: S1_V02S0001 W1_H02E0001 arc: S3_V06S0203 N1_V02S0401 arc: S3_V06S0303 N3_V06S0203 .tile R57C32:PLC2 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0601 N3_V06S0303 arc: W1_H02W0501 N3_V06S0303 arc: W1_H02W0601 E1_H01W0000 .tile R57C33:PLC2 arc: H01W0000 W3_H06E0103 .tile R57C34:PLC2 arc: E3_H06E0203 W3_H06E0203 arc: S3_V06S0203 W3_H06E0203 .tile R57C37:PLC2 arc: S3_V06S0203 H06E0203 .tile R57C3:PLC2 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0301 H01E0101 arc: E1_H02E0501 N1_V02S0501 arc: E1_H02E0701 E1_H01W0100 arc: H00L0000 H02E0201 arc: H00R0100 V02S0501 arc: N1_V02N0501 H01E0101 arc: N1_V02N0601 H02E0601 arc: N1_V02N0701 H02E0701 arc: S1_V02S0101 N1_V01S0100 arc: S1_V02S0301 N3_V06S0003 arc: S1_V02S0501 N3_V06S0303 arc: V00B0000 N1_V02S0201 arc: V00B0100 E1_H02W0501 arc: W1_H02W0701 N1_V01S0100 arc: A4 W1_H02E0701 arc: A5 W1_H02E0701 arc: A7 N1_V01N0101 arc: B4 H00L0000 arc: B5 H02E0101 arc: B7 V00B0100 arc: C1 H00R0100 arc: C4 E1_H02W0401 arc: C5 H02E0601 arc: C7 V02S0001 arc: CE1 H00L0100 arc: CLK0 G_HPBX0000 arc: D1 S1_V02N0001 arc: D4 E1_H02W0201 arc: D5 V02S0601 arc: D7 V00B0000 arc: E1_H01E0001 F1 arc: E1_H02E0401 F4 arc: E3_H06E0103 F1 arc: F1 F1_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H00L0100 F1 arc: H01W0000 F1 arc: H01W0100 F7 arc: M2 E1_H02W0601 arc: MUXCLK1 CLK0 arc: N1_V01N0101 Q2 arc: N1_V02N0201 Q2 arc: N1_V02N0301 F1 arc: S3_V06S0303 F5 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0001001101011111 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 1000010000100001 word: SLICEC.K1.INIT 1000000011001100 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ .tile R57C40:PLC2 arc: E3_H06E0203 W3_H06E0203 arc: S3_V06S0203 W3_H06E0203 .tile R57C43:PLC2 arc: S3_V06S0203 H06E0203 .tile R57C4:PLC2 arc: H00L0000 S1_V02N0001 arc: H00L0100 W1_H02E0301 arc: H00R0000 S1_V02N0601 arc: H00R0100 H02E0501 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0501 S1_V02N0401 arc: S1_V02S0601 H01E0001 arc: S3_V06S0303 E3_H06W0303 arc: V00B0000 H02E0401 arc: V00B0100 V02S0101 arc: V00T0000 E1_H02W0001 arc: V00T0100 E1_H02W0301 arc: A0 H02W0701 arc: A2 V02N0501 arc: A4 N1_V01N0101 arc: A5 E1_H02W0701 arc: A7 H02E0701 arc: B0 V02N0301 arc: B1 V02N0101 arc: B2 H02W0301 arc: B3 H00L0000 arc: B4 V01S0000 arc: B5 H02E0301 arc: B6 V02S0701 arc: B7 V02S0701 arc: C0 V02N0601 arc: C1 H00L0100 arc: C2 H00L0000 arc: C3 H00R0100 arc: C4 E1_H01E0101 arc: C5 V00T0100 arc: C6 F4 arc: C7 E1_H02W0601 arc: D0 V00B0100 arc: D1 E1_H02W0001 arc: D2 H00R0000 arc: D3 E1_H02W0001 arc: D4 V00B0000 arc: D5 V02N0401 arc: D6 E1_H02W0201 arc: D7 H02E0001 arc: E1_H01E0001 F1 arc: E1_H01E0101 F0 arc: E1_H02E0401 F6 arc: E1_H02E0601 F4 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H01W0100 F4 arc: M6 V00T0000 arc: N1_V01N0101 F2 arc: S3_V06S0003 F3 arc: V01S0000 F5 word: SLICEB.K0.INIT 1000010000100001 word: SLICEB.K1.INIT 0011000011110000 word: SLICEC.K0.INIT 1000000000000000 word: SLICEC.K1.INIT 1001000000001001 word: SLICEA.K0.INIT 1001000000001001 word: SLICEA.K1.INIT 0011000011110000 word: SLICED.K0.INIT 1100000000000000 word: SLICED.K1.INIT 1111111110000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 .tile R57C5:PLC2 arc: E1_H02E0301 E1_H01W0100 arc: H00L0100 V02S0101 arc: N1_V02N0001 W1_H02E0001 arc: N1_V02N0501 H02W0501 arc: N3_V06N0103 H06W0103 arc: S1_V02S0001 H01E0001 arc: V00B0000 H02E0401 arc: W1_H02W0201 E1_H01W0000 arc: W1_H02W0301 E1_H01W0100 arc: W1_H02W0501 V06S0303 arc: W1_H02W0601 V01N0001 arc: A0 H00L0100 arc: B2 H01W0100 arc: B3 Q3 arc: B4 H00R0000 arc: B5 V02N0701 arc: B6 V01S0000 arc: B7 V00B0100 arc: CLK0 G_HPBX0000 arc: E1_H01E0001 Q4 arc: E1_H01E0101 Q7 arc: E1_H02E0101 Q3 arc: E1_H02E0501 Q7 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0000 Q4 arc: H01W0100 Q2 arc: LSR1 V00B0000 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR1 LSR1 arc: MUXLSR2 LSR1 arc: MUXLSR3 LSR1 arc: N1_V01N0101 Q2 arc: V00B0100 Q7 arc: V01S0000 Q6 arc: V01S0100 Q5 arc: W1_H02W0401 Q6 arc: W1_H02W0701 Q5 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 0000000000001010 word: SLICEA.K1.INIT 1111111111111111 word: SLICEB.K0.INIT 0110011010101010 word: SLICEB.K1.INIT 1100110000000000 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 YES enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R57C6:PLC2 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0201 H01E0001 arc: E1_H02E0301 H01E0101 arc: E1_H02E0501 W1_H02E0401 arc: E1_H02E0601 S1_V02N0601 arc: N1_V02N0001 E1_H01W0000 arc: N1_V02N0101 H06E0103 arc: N1_V02N0201 H06E0103 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0601 W1_H02E0601 arc: N1_V02N0701 H02W0701 arc: S1_V02S0101 H06E0103 arc: S1_V02S0601 H02W0601 arc: V00B0000 W1_H02E0401 arc: W1_H02W0001 E1_H02W0501 arc: W1_H02W0201 E1_H01W0000 arc: W1_H02W0301 E1_H01W0100 arc: W1_H02W0501 S1_V02N0501 arc: W1_H02W0601 E1_H01W0000 arc: B0 V00T0000 arc: B1 Q1 arc: B2 H00L0000 arc: B3 Q3 arc: B4 H00R0000 arc: B5 V00B0100 arc: B6 H02W0101 arc: B7 H02E0301 arc: CLK0 G_HPBX0000 arc: E1_H01E0101 Q6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: H00R0000 Q4 arc: H01W0000 Q6 arc: H01W0100 Q7 arc: LSR1 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR1 LSR1 arc: MUXLSR2 LSR1 arc: MUXLSR3 LSR1 arc: N1_V01N0101 Q4 arc: S1_V02S0001 Q2 arc: S1_V02S0301 Q3 arc: V00B0100 Q5 arc: V00T0000 Q0 arc: V01S0000 Q0 arc: V01S0100 Q1 arc: W1_H02W0701 Q5 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 word: SLICEB.K0.INIT 1100110000000000 word: SLICEB.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 1100110000000000 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R57C7:PLC2 arc: N1_V02N0101 H02E0101 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0601 H02E0601 arc: N1_V02N0701 S1_V02N0601 arc: S3_V06S0303 H06W0303 arc: V00B0000 S1_V02N0001 arc: V00B0100 S1_V02N0301 arc: V00T0000 H02E0201 arc: W1_H02W0101 H01E0101 arc: W1_H02W0601 N3_V06S0303 arc: W1_H02W0701 V02N0701 arc: A4 E1_H01W0000 arc: A5 V00T0100 arc: A7 W1_H02E0501 arc: B0 H01W0100 arc: B1 Q1 arc: B4 W1_H02E0101 arc: B5 H02E0301 arc: B7 V00T0000 arc: C4 E1_H01E0101 arc: C5 V00B0100 arc: C7 V00B0100 arc: CLK0 G_HPBX0000 arc: D4 H02W0201 arc: D5 V02S0601 arc: D7 H02W0001 arc: E1_H01E0001 F6 arc: E1_H01E0101 F5 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H01W0000 F4 arc: H01W0100 Q0 arc: LSR0 H02E0501 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXLSR0 LSR0 arc: V00T0100 Q1 arc: V01S0000 F4 word: SLICEC.K0.INIT 1001000000000000 word: SLICEC.K1.INIT 1010001001010001 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1000110000100011 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000001010 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 1100110000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R57C8:PLC2 arc: E1_H02E0101 E3_H06W0103 arc: E1_H02E0201 V02N0201 arc: E1_H02E0401 V02N0401 arc: E1_H02E0601 V02N0601 arc: N1_V02N0001 H02W0001 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0201 E1_H01W0000 arc: N1_V02N0401 H02W0401 arc: N1_V02N0501 S1_V02N0401 arc: N3_V06N0103 E3_H06W0103 arc: V00B0000 V02S0001 arc: V00B0100 V02N0101 arc: V00T0000 E1_H02W0201 arc: V00T0100 V02S0501 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0201 H01E0001 arc: W3_H06W0103 E3_H06W0103 arc: A3 S1_V02N0501 arc: B3 H00R0000 arc: B5 S1_V02N0701 arc: C3 N1_V02S0401 arc: C4 E1_H01E0101 arc: C5 V00T0000 arc: CE0 S1_V02N0201 arc: CLK0 G_HPBX0000 arc: D3 V02N0001 arc: D4 H00R0100 arc: D5 V00B0000 arc: E1_H01E0101 Q0 arc: E3_H06E0103 Q2 arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: H00R0000 F4 arc: H00R0100 F5 arc: H01W0000 Q0 arc: M0 V00T0100 arc: M2 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: N1_V01N0001 F5 arc: S1_V02S0501 F5 arc: S1_V02S0701 F5 arc: S3_V06S0303 F5 arc: W1_H02W0501 F5 arc: W3_H06W0303 F5 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 1111000000000000 word: SLICEC.K1.INIT 0011000000000000 word: SLICEB.K0.INIT 1111111111111111 word: SLICEB.K1.INIT 1000101010101010 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 .tile R57C9:PLC2 arc: E1_H02E0601 V06S0303 arc: E3_H06E0203 V06N0203 arc: H00R0000 S1_V02N0401 arc: H00R0100 V02N0701 arc: H01W0000 W3_H06E0103 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0201 E1_H01W0000 arc: N1_V02N0401 N1_V01S0000 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0303 S3_V06N0203 arc: S3_V06S0203 E1_H01W0000 arc: V00B0000 V02S0201 arc: V00B0100 V02S0101 arc: V00T0000 N1_V02S0401 arc: W1_H02W0001 V06N0003 arc: W1_H02W0401 E1_H01W0000 arc: A3 E1_H01E0001 arc: A5 N1_V01N0101 arc: B3 H00R0000 arc: B5 N1_V02S0701 arc: C3 N1_V02S0401 arc: C5 V00T0000 arc: CE0 H00R0100 arc: CE3 V02N0601 arc: CLK0 G_HPBX0000 arc: D3 S1_V02N0001 arc: D5 V02N0401 arc: E1_H01E0001 Q6 arc: E3_H06E0003 Q3 arc: E3_H06E0303 Q5 arc: F3 F3_SLICE arc: F5 F5_SLICE arc: M0 V00B0100 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q0 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1110101011000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1110101011000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 .tile R59C10:PLC2 arc: H00R0100 S1_V02N0501 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0401 V01N0001 arc: N1_V02N0701 V01N0101 arc: S1_V02S0101 W1_H02E0101 arc: S1_V02S0701 H02E0701 arc: S3_V06S0003 E3_H06W0003 arc: S3_V06S0303 N3_V06S0303 arc: V00B0100 S1_V02N0301 arc: V00T0000 V02N0401 arc: W1_H02W0101 H01E0101 arc: W1_H02W0601 E1_H02W0301 arc: W1_H02W0701 S1_V02N0701 arc: W3_H06W0103 E3_H06W0003 arc: A3 V00B0000 arc: A7 H00L0000 arc: B3 H00R0100 arc: B7 H02E0301 arc: C3 W1_H02E0401 arc: C7 W1_H02E0401 arc: CE0 V02N0201 arc: CE2 V02N0601 arc: CLK0 G_HPBX0000 arc: D3 H02E0001 arc: D7 H02E0001 arc: E3_H06E0003 Q3 arc: F3 F3_SLICE arc: F7 F7_SLICE arc: H00L0000 Q0 arc: M0 V00B0100 arc: M4 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: V00B0000 Q4 arc: V01S0100 Q7 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1110101011000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1110101011000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 .tile R59C11:PLC2 arc: E1_H02E0101 V02N0101 arc: E3_H06E0203 W3_H06E0203 arc: H00L0000 N1_V02S0201 arc: H00R0000 H02W0601 arc: N1_V02N0201 N3_V06S0103 arc: N1_V02N0501 E3_H06W0303 arc: N1_V02N0701 E3_H06W0203 arc: V00B0000 E1_H02W0601 arc: V00B0100 E1_H02W0501 arc: V00T0100 S1_V02N0501 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0401 V02N0401 arc: A4 V02N0301 arc: B1 V00T0000 arc: B4 H02W0101 arc: C1 N1_V01N0001 arc: C4 V00B0100 arc: C5 F4 arc: CE1 N1_V02S0201 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D1 H00R0000 arc: D4 S1_V02N0401 arc: D5 H00L0100 arc: E1_H01E0101 F1 arc: E1_H02E0601 Q6 arc: F1 F1_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: H00L0100 F1 arc: M2 V00T0100 arc: M6 V00B0000 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q6 arc: N3_V06N0203 F4 arc: N3_V06N0303 F5 arc: S3_V06S0203 F4 arc: V00T0000 Q2 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0011000000000000 word: SLICEC.K0.INIT 1110111100000000 word: SLICEC.K1.INIT 1111000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 .tile R59C12:PLC2 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0401 N1_V02S0401 arc: H00L0100 V02N0301 arc: H00R0000 N1_V02S0401 arc: N1_V02N0101 H01E0101 arc: N1_V02N0401 H06E0203 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0401 N1_V02S0101 arc: S1_V02S0701 H02W0701 arc: S3_V06S0103 N3_V06S0003 arc: V00B0100 V02S0101 arc: V00T0100 V02S0501 arc: W1_H02W0101 E1_H02W0001 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0601 N3_V06S0303 arc: W3_H06W0003 N3_V06S0003 arc: B1 V02N0101 arc: B5 V02N0701 arc: B7 H02E0101 arc: C1 H00L0100 arc: C4 S1_V02N0201 arc: C5 V00T0100 arc: C7 V02N0201 arc: CE0 H00R0000 arc: CE2 S1_V02N0601 arc: CE3 S1_V02N0601 arc: CLK0 G_HPBX0000 arc: D1 V00B0100 arc: D4 H00R0100 arc: D5 V02N0401 arc: D7 V02S0601 arc: E1_H01E0001 Q1 arc: E1_H01E0101 Q4 arc: E1_H02E0301 F1 arc: E1_H02E0701 F7 arc: E3_H06E0103 Q2 arc: F1 F1_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H00R0100 F5 arc: M2 H02E0601 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F5 arc: N1_V02N0701 F5 arc: N3_V06N0103 F1 arc: V01S0000 Q7 arc: W3_H06W0203 F7 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1111001111000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111001111000000 word: SLICEC.K0.INIT 0000000000001111 word: SLICEC.K1.INIT 0000000000000011 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.A1MUX 1 .tile R59C13:PLC2 arc: E1_H02E0001 V06S0003 arc: E1_H02E0101 V02N0101 arc: E1_H02E0201 V02N0201 arc: E1_H02E0301 N1_V02S0301 arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0501 H01E0101 arc: E1_H02E0601 V02N0601 arc: E3_H06E0003 H01E0001 arc: E3_H06E0303 W3_H06E0303 arc: H00R0000 H02E0401 arc: H00R0100 H02W0501 arc: N1_V02N0601 H02W0601 arc: S1_V02S0301 V01N0101 arc: S1_V02S0401 N3_V06S0203 arc: S1_V02S0701 N1_V02S0701 arc: S3_V06S0003 H06W0003 arc: S3_V06S0303 E1_H01W0100 arc: V00B0000 V02S0201 arc: V00B0100 H02W0501 arc: V00T0000 N1_V02S0401 arc: V00T0100 H02E0101 arc: W1_H02W0501 V02N0501 arc: W1_H02W0601 N3_V06S0303 arc: W1_H02W0701 V01N0101 arc: B1 H00R0100 arc: B3 H00R0100 arc: B5 V00B0100 arc: C1 N1_V02S0601 arc: C3 V02S0401 arc: C5 V00T0000 arc: C7 V00T0100 arc: CE0 H00R0000 arc: CE1 H00R0000 arc: CE2 V02S0601 arc: CE3 V02S0601 arc: CLK0 G_HPBX0000 arc: D1 N1_V02S0001 arc: D3 H02W0201 arc: D5 V00B0000 arc: D7 V02N0401 arc: E1_H01E0001 F1 arc: E1_H01E0101 Q7 arc: E1_H02E0701 F7 arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F3 arc: N1_V01N0101 Q5 arc: N3_V06N0003 F3 arc: N3_V06N0103 F1 arc: N3_V06N0303 F5 arc: S1_V02S0101 Q3 arc: S1_V02S0501 F5 arc: V01S0000 Q1 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111001111000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1111001111000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1111001111000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000001111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 .tile R59C14:PLC2 arc: E1_H02E0001 N1_V02S0001 arc: E1_H02E0101 N1_V02S0101 arc: E1_H02E0201 W1_H02E0701 arc: E1_H02E0301 E1_H01W0100 arc: E1_H02E0501 N3_V06S0303 arc: E1_H02E0601 W1_H02E0301 arc: E3_H06E0003 V06N0003 arc: H00L0100 W1_H02E0101 arc: H00R0000 N1_V02S0601 arc: H00R0100 H02E0701 arc: N1_V02N0401 V01N0001 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0001 H01E0001 arc: S1_V02S0101 N3_V06S0103 arc: S1_V02S0401 V01N0001 arc: S1_V02S0501 N3_V06S0303 arc: V00B0000 V02N0201 arc: V00B0100 V02N0301 arc: V00T0100 N1_V02S0501 arc: W1_H02W0001 N1_V01S0000 arc: W1_H02W0201 V06S0103 arc: W1_H02W0501 N3_V06S0303 arc: W1_H02W0601 N3_V06S0303 arc: A0 H02E0501 arc: B0 V02N0301 arc: B1 V00T0000 arc: B4 H01E0101 arc: B5 V01S0000 arc: C0 H00L0100 arc: C1 F6 arc: C2 V02S0601 arc: C3 V02S0601 arc: C4 V00B0100 arc: C5 F6 arc: C6 H02E0401 arc: C7 H02E0601 arc: CE0 H02E0101 arc: CE2 H02E0101 arc: CLK0 G_HPBX0000 arc: D0 V02S0001 arc: D1 V02N0201 arc: D2 V00T0100 arc: D3 H00R0000 arc: D4 H00R0100 arc: D5 V00B0000 arc: D6 V02N0601 arc: D7 H01W0000 arc: E3_H06E0103 F1 arc: E3_H06E0303 F6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F6 arc: H01W0100 F6 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: N1_V02N0001 F2 arc: N1_V02N0301 F3 arc: N1_V02N0601 F6 arc: N3_V06N0103 F1 arc: N3_V06N0303 F5 arc: S3_V06S0003 Q0 arc: S3_V06S0203 F7 arc: S3_V06S0303 F5 arc: V00T0000 Q0 arc: V01S0000 Q4 arc: W3_H06W0303 F6 word: SLICEB.K0.INIT 0000111111110000 word: SLICEB.K1.INIT 0000111111110000 word: SLICEC.K0.INIT 1100111111000000 word: SLICEC.K1.INIT 1100000000000000 word: SLICEA.K0.INIT 1000100010001011 word: SLICEA.K1.INIT 1100000000000000 word: SLICED.K0.INIT 1111000000000000 word: SLICED.K1.INIT 1111111111110000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 .tile R59C15:PLC2 arc: E1_H02E0001 N1_V01S0000 arc: E1_H02E0101 V02S0101 arc: E1_H02E0401 V02S0401 arc: E1_H02E0501 W3_H06E0303 arc: E1_H02E0601 E1_H01W0000 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0103 W1_H02E0201 arc: H00R0000 V02S0601 arc: H00R0100 H02E0501 arc: N1_V02N0501 H02E0501 arc: N1_V02N0601 E1_H01W0000 arc: N1_V02N0701 S3_V06N0203 arc: S1_V02S0301 N1_V02S0301 arc: S1_V02S0501 V01N0101 arc: S1_V02S0601 H02E0601 arc: S1_V02S0701 N1_V02S0601 arc: S3_V06S0103 N3_V06S0103 arc: V00B0000 S1_V02N0201 arc: V00T0100 S1_V02N0501 arc: B1 H00R0100 arc: B4 V02N0701 arc: B5 H02E0301 arc: B6 W1_H02E0301 arc: B7 V01S0000 arc: C1 H02W0401 arc: C4 S1_V02N0001 arc: C5 V02N0001 arc: C6 S1_V02N0001 arc: C7 V00T0100 arc: CE0 H00R0000 arc: CE1 H02E0101 arc: CE2 W1_H02E0101 arc: CE3 W1_H02E0101 arc: CLK0 G_HPBX0000 arc: D1 W1_H02E0001 arc: D4 H02E0201 arc: D5 S1_V02N0601 arc: D6 H02E0001 arc: D7 S1_V02N0601 arc: E1_H01E0101 F1 arc: E1_H02E0201 Q2 arc: E1_H02E0301 Q1 arc: E3_H06E0203 F7 arc: E3_H06E0303 Q6 arc: F1 F1_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0100 Q4 arc: M2 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V02N0401 Q4 arc: N3_V06N0103 F1 arc: N3_V06N0203 F7 arc: N3_V06N0303 F5 arc: S3_V06S0203 F7 arc: S3_V06S0303 F5 arc: V01S0000 Q6 arc: W3_H06W0203 F7 arc: W3_H06W0303 Q6 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111001111000000 word: SLICED.K0.INIT 1100111111000000 word: SLICED.K1.INIT 1100110011110000 word: SLICEC.K0.INIT 1100111111000000 word: SLICEC.K1.INIT 1100110011110000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 .tile R59C16:PLC2 arc: E1_H02E0001 W3_H06E0003 arc: E1_H02E0101 N1_V02S0101 arc: E1_H02E0301 V01N0101 arc: E1_H02E0501 S1_V02N0501 arc: E1_H02E0601 E3_H06W0303 arc: E3_H06E0103 N3_V06S0103 arc: H00L0100 V02N0301 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0401 E1_H01W0000 arc: N1_V02N0601 S1_V02N0601 arc: S1_V02S0001 N3_V06S0003 arc: S1_V02S0301 H06E0003 arc: S3_V06S0103 N1_V02S0201 arc: V00B0000 H02E0401 arc: V00T0000 H02E0201 arc: V00T0100 H02E0101 arc: V01S0100 N3_V06S0303 arc: W1_H02W0401 V06S0203 arc: B0 E1_H02W0301 arc: B2 H02E0301 arc: B3 H00L0000 arc: B6 E1_H02W0301 arc: C0 V02N0601 arc: C2 H00L0100 arc: C3 H02W0601 arc: C6 H02W0401 arc: CE1 V02N0201 arc: CLK0 G_HPBX0000 arc: D0 E1_H02W0201 arc: D1 H02E0001 arc: D2 H01E0101 arc: D3 N1_V02S0001 arc: D6 V02S0401 arc: D7 V00B0000 arc: E1_H01E0001 Q6 arc: E1_H01E0101 Q4 arc: E1_H02E0401 Q4 arc: E3_H06E0203 Q4 arc: F0 F5A_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F5D_SLICE arc: H00L0000 Q2 arc: H01W0000 Q4 arc: M0 V00T0100 arc: M4 V00T0000 arc: M6 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q2 arc: N1_V01N0101 Q0 arc: N1_V02N0201 Q0 arc: N3_V06N0003 F3 arc: N3_V06N0103 Q2 arc: S3_V06S0003 F3 arc: W3_H06W0003 F3 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 1100111111000000 word: SLICEB.K1.INIT 1100110011110000 word: SLICED.K0.INIT 1111110000110000 word: SLICED.K1.INIT 1111111100000000 word: SLICEA.K0.INIT 1111110000110000 word: SLICEA.K1.INIT 1111111100000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 .tile R59C17:PLC2 arc: E1_H02E0601 E1_H01W0000 arc: H00L0100 N1_V02S0101 arc: H00R0000 V02S0401 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0001 H06E0003 arc: N1_V02N0101 V01N0101 arc: N1_V02N0301 H06E0003 arc: N1_V02N0401 H02E0401 arc: N1_V02N0501 H02E0501 arc: N1_V02N0701 S1_V02N0601 arc: N3_V06N0003 H06E0003 arc: N3_V06N0103 E1_H01W0100 arc: N3_V06N0303 H06E0303 arc: S1_V02S0401 N1_V01S0000 arc: S1_V02S0601 N3_V06S0303 arc: V00B0000 V02N0201 arc: V00B0100 W1_H02E0501 arc: V00T0000 V02N0401 arc: V00T0100 H02E0101 arc: V01S0000 N3_V06S0103 arc: W1_H02W0401 W3_H06E0203 arc: W1_H02W0601 V02S0601 arc: A4 N1_V01N0101 arc: B3 H00L0000 arc: B4 H01E0101 arc: B5 H02E0301 arc: C2 H00L0000 arc: C3 H02E0601 arc: C4 H01E0001 arc: C5 V00T0100 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: D2 H00R0000 arc: D3 V00B0100 arc: D4 F2 arc: D5 V00B0000 arc: E1_H01E0001 Q6 arc: E1_H01E0101 Q0 arc: E1_H02E0201 Q0 arc: E3_H06E0003 Q0 arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: H00L0000 Q0 arc: H01W0000 Q0 arc: M0 H02W0601 arc: M2 W1_H02E0601 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q0 arc: N1_V02N0201 Q0 arc: W3_H06W0203 F4 arc: W3_H06W0303 F5 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 1110111100000000 word: SLICEC.K1.INIT 0011000000111111 word: SLICEB.K0.INIT 0000111111111111 word: SLICEB.K1.INIT 0000001111001111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.A1MUX 1 .tile R59C18:PLC2 arc: E1_H02E0001 W1_H02E0001 arc: E1_H02E0101 V02N0101 arc: E1_H02E0301 E1_H01W0100 arc: E1_H02E0601 N1_V01S0000 arc: E3_H06E0203 N3_V06S0203 arc: H00L0000 H02E0201 arc: H00L0100 V02N0101 arc: N1_V02N0001 H06W0003 arc: N1_V02N0201 W3_H06E0103 arc: N1_V02N0301 H06E0003 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0701 H01E0101 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0201 V01N0001 arc: S1_V02S0301 N3_V06S0003 arc: S1_V02S0701 N1_V01S0100 arc: S3_V06S0003 N1_V02S0001 arc: S3_V06S0203 H06E0203 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 V02N0201 arc: V00B0100 V02S0101 arc: V00T0000 H02W0201 arc: V00T0100 N1_V02S0701 arc: W1_H02W0201 N3_V06S0103 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0601 H01E0001 arc: A6 H00L0000 arc: B6 V00B0000 arc: B7 S1_V02N0701 arc: C6 W1_H02E0401 arc: C7 V00T0000 arc: CE0 H00L0100 arc: CE2 H00L0100 arc: CLK0 G_HPBX0000 arc: D6 S1_V02N0601 arc: D7 V02N0401 arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q4 arc: H01W0100 F6 arc: M0 V00B0100 arc: M2 N1_V01N0001 arc: M4 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0001 Q0 arc: N1_V01N0101 Q2 arc: N3_V06N0203 F7 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 1111101100000000 word: SLICED.K1.INIT 0011000000111111 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 .tile R59C19:PLC2 arc: E1_H02E0001 N3_V06S0003 arc: E1_H02E0101 V02S0101 arc: E1_H02E0201 W1_H02E0201 arc: E1_H02E0401 E1_H01W0000 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0201 H06E0103 arc: N1_V02N0301 H02E0301 arc: N1_V02N0401 H06E0203 arc: N1_V02N0501 E1_H01W0100 arc: N1_V02N0601 W3_H06E0303 arc: N1_V02N0701 N1_V01S0100 arc: S1_V02S0401 N1_V01S0000 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 N1_V02S0401 arc: V00B0000 V02S0201 arc: V00B0100 V02S0301 arc: W1_H02W0201 N1_V02S0201 arc: CE2 H02E0101 arc: CE3 H02E0101 arc: CLK0 G_HPBX0000 arc: E1_H01E0001 Q6 arc: E3_H06E0203 Q4 arc: H01W0100 Q0 arc: M0 H02W0601 arc: M2 W1_H02E0601 arc: M4 V00B0100 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N3_V06N0103 Q2 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R59C20:PLC2 arc: E1_H02E0001 W1_H02E0001 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0401 V02S0401 arc: E1_H02E0701 N3_V06S0203 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0203 W3_H06E0103 arc: E3_H06E0303 W3_H06E0303 arc: H00L0000 H02E0201 arc: H00L0100 N1_V02S0301 arc: H00R0000 V02N0401 arc: N1_V02N0001 H02E0001 arc: N1_V02N0301 H06E0003 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0701 E1_H02W0701 arc: N3_V06N0303 W3_H06E0303 arc: S1_V02S0001 V01N0001 arc: S1_V02S0101 N1_V02S0101 arc: S1_V02S0601 N3_V06S0303 arc: S1_V02S0701 H02W0701 arc: S3_V06S0103 N1_V02S0201 arc: S3_V06S0203 N3_V06S0103 arc: V00B0100 E1_H02W0701 arc: V00T0100 V02S0501 arc: V01S0100 N3_V06S0303 arc: W1_H02W0601 H01E0001 arc: B1 E1_H02W0301 arc: C0 V02N0601 arc: C1 H00L0000 arc: CE1 H00L0100 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: D0 H02E0201 arc: D1 H00R0000 arc: F0 F5A_SLICE arc: H01W0000 Q6 arc: H01W0100 Q4 arc: M0 V00B0100 arc: M2 W1_H02E0601 arc: M4 V00T0000 arc: M6 V00T0100 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F0 arc: V00T0000 Q2 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 1111111100001111 word: SLICEA.K1.INIT 0011000000111111 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.A1MUX 1 .tile R59C21:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: E1_H02E0101 W3_H06E0103 arc: E1_H02E0401 N1_V01S0000 arc: E1_H02E0501 W3_H06E0303 arc: E1_H02E0701 N3_V06S0203 arc: E3_H06E0003 N3_V06S0003 arc: E3_H06E0103 N3_V06S0103 arc: E3_H06E0303 W3_H06E0203 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0001 V01N0001 arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0301 N1_V01S0100 arc: N1_V02N0601 N3_V06S0303 arc: N1_V02N0701 H02E0701 arc: N3_V06N0203 W3_H06E0203 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0001 N3_V06S0003 arc: S1_V02S0401 N1_V02S0101 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 N1_V01S0100 arc: S3_V06S0203 W3_H06E0203 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 H02E0401 arc: V00T0100 W1_H02E0101 arc: V01S0100 S3_V06N0303 arc: W1_H02W0001 V02N0001 arc: W1_H02W0701 V06S0203 arc: W3_H06W0003 N3_V06S0003 arc: CE0 H02E0101 arc: CE2 H02E0101 arc: CLK0 G_HPBX0000 arc: E1_H02E0601 Q4 arc: M0 V00B0000 arc: M2 V00T0000 arc: M4 V00T0100 arc: M6 W1_H02E0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V02N0201 Q2 arc: N1_V02N0401 Q6 arc: V00T0000 Q0 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R59C22:PLC2 arc: E1_H01E0101 W3_H06E0203 arc: E1_H02E0301 V02S0301 arc: E1_H02E0501 V06N0303 arc: E1_H02E0601 H01E0001 arc: H00L0100 N1_V02S0101 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0201 N1_V01S0000 arc: N1_V02N0301 N1_V01S0100 arc: N1_V02N0401 W3_H06E0203 arc: N1_V02N0501 H02E0501 arc: N1_V02N0601 E1_H02W0601 arc: S1_V02S0301 N3_V06S0003 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 V02N0201 arc: V00B0100 V02S0101 arc: V00T0000 W1_H02E0001 arc: V00T0100 H02E0101 arc: V01S0000 N3_V06S0103 arc: W1_H02W0301 E1_H01W0100 arc: W1_H02W0701 W3_H06E0203 arc: B1 H01W0100 arc: B6 V00T0000 arc: C1 H00L0100 arc: C6 V00T0100 arc: CE2 V02N0601 arc: CLK0 G_HPBX0000 arc: D1 V02N0001 arc: D6 V00B0000 arc: D7 E1_H02W0001 arc: E3_H06E0203 Q4 arc: F1 F1_SLICE arc: F6 F5D_SLICE arc: H01W0100 Q2 arc: M2 H02E0601 arc: M4 H02E0401 arc: M6 V00B0100 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N3_V06N0103 F1 arc: W1_H02W0401 Q6 arc: W3_H06W0303 Q6 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1100111111000000 word: SLICED.K0.INIT 1111110000001100 word: SLICED.K1.INIT 1111111100000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 .tile R59C23:PLC2 arc: H00L0100 W1_H02E0101 arc: H00R0100 H02W0501 arc: N1_V02N0001 W3_H06E0003 arc: N1_V02N0301 W3_H06E0003 arc: N1_V02N0501 H01E0101 arc: N1_V02N0601 H02E0601 arc: N3_V06N0303 H06E0303 arc: S1_V02S0101 N1_V02S0001 arc: S1_V02S0301 N1_V02S0201 arc: S1_V02S0701 W1_H02E0701 arc: S3_V06S0003 H06E0003 arc: S3_V06S0203 N3_V06S0203 arc: V00B0000 V02S0201 arc: V00B0100 H02E0501 arc: V00T0000 V02S0401 arc: V00T0100 V02S0501 arc: B0 V02N0301 arc: C0 H00L0100 arc: CE1 H00R0100 arc: CE2 H00R0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: D0 N1_V01S0000 arc: D1 V00B0100 arc: E3_H06E0103 Q2 arc: E3_H06E0203 Q4 arc: E3_H06E0303 Q6 arc: F0 F5A_SLICE arc: H01W0100 Q0 arc: M0 V00B0000 arc: M2 E1_H02W0601 arc: M4 V00T0000 arc: M6 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q0 arc: N3_V06N0003 Q0 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 1111110000001100 word: SLICEA.K1.INIT 1111111100000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 .tile R59C24:PLC2 arc: E1_H02E0101 N1_V01S0100 arc: E1_H02E0501 N1_V02S0501 arc: E3_H06E0203 W3_H06E0203 arc: E3_H06E0303 N3_V06S0303 arc: H00R0100 N1_V02S0501 arc: N1_V02N0001 H06E0003 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0701 W3_H06E0203 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0001 S3_V06N0003 arc: S1_V02S0101 N1_V02S0001 arc: S1_V02S0201 N1_V02S0701 arc: S1_V02S0701 N1_V02S0601 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 V02S0201 arc: V00B0100 V02S0101 arc: V00T0000 V02S0401 arc: V00T0100 W1_H02E0301 arc: V01S0100 N3_V06S0303 arc: W1_H02W0001 V02S0001 arc: W1_H02W0101 S3_V06N0103 arc: W1_H02W0501 N1_V02S0501 arc: W1_H02W0601 S1_V02N0601 arc: CE0 H00R0100 arc: CE1 H00R0100 arc: CE2 H00R0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: E1_H02E0601 Q6 arc: E3_H06E0103 Q2 arc: M0 V00T0100 arc: M2 V00B0100 arc: M4 V00T0000 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: S3_V06S0003 Q0 arc: V01S0000 Q4 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R59C25:PLC2 arc: E1_H02E0301 N1_V01S0100 arc: E1_H02E0401 E1_H01W0000 arc: H00R0100 H02E0501 arc: N1_V01N0001 N3_V06S0003 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0601 S1_V02N0601 arc: N1_V02N0701 H02W0701 arc: S1_V02S0101 H02W0101 arc: S1_V02S0701 W3_H06E0203 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 V02S0201 arc: V00B0100 V02S0101 arc: V00T0000 E1_H02W0201 arc: V00T0100 H02E0101 arc: W1_H02W0601 N1_V01S0000 arc: CE0 H00R0100 arc: CE1 H00R0100 arc: CE2 H00R0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: E1_H02E0001 Q2 arc: E1_H02E0601 Q6 arc: E3_H06E0003 Q0 arc: M0 V00B0000 arc: M2 V00T0100 arc: M4 V00T0000 arc: M6 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: V01S0000 Q0 arc: V01S0100 Q4 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R59C26:PLC2 arc: E1_H02E0601 W1_H02E0601 arc: E1_H02E0701 N3_V06S0203 arc: E3_H06E0103 W3_H06E0003 arc: E3_H06E0203 W3_H06E0203 arc: E3_H06E0303 W3_H06E0303 arc: H00L0000 V02N0201 arc: H00R0100 H02W0501 arc: N1_V02N0101 H02W0101 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0601 N1_V01S0000 arc: N3_V06N0003 W3_H06E0003 arc: N3_V06N0303 W3_H06E0303 arc: S1_V02S0001 E1_H01W0000 arc: S1_V02S0601 H02W0601 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 H06E0303 arc: V00B0000 N1_V02S0001 arc: V00B0100 V02S0301 arc: V00T0000 V02S0601 arc: V00T0100 V02S0701 arc: W1_H02W0101 V06S0103 arc: W1_H02W0201 N1_V01S0000 arc: W1_H02W0701 N3_V06S0203 arc: CE0 V02N0201 arc: CE1 V02N0201 arc: CE2 H00R0100 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: E1_H01E0001 Q6 arc: E1_H02E0401 Q4 arc: H01W0000 Q6 arc: M0 V00T0100 arc: M2 V00B0100 arc: M4 V00B0000 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: S1_V02S0201 Q0 arc: S1_V02S0401 Q4 arc: V01S0100 Q2 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R59C27:PLC2 arc: E1_H02E0001 V02S0001 arc: E1_H02E0101 V02S0101 arc: E1_H02E0201 E1_H01W0000 arc: E1_H02E0401 V02S0401 arc: E1_H02E0601 W1_H02E0301 arc: E3_H06E0303 W3_H06E0303 arc: H00L0000 N1_V02S0001 arc: H00R0000 W1_H02E0601 arc: H00R0100 N1_V02S0501 arc: N1_V02N0701 H02E0701 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0101 N1_V02S0001 arc: S1_V02S0201 H06E0103 arc: S1_V02S0401 H06E0203 arc: S1_V02S0501 V01N0101 arc: S1_V02S0601 H01E0001 arc: S1_V02S0701 N1_V02S0701 arc: S3_V06S0103 N1_V01S0100 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 W3_H06E0303 arc: V00B0000 H02E0401 arc: V00B0100 E1_H02W0501 arc: V00T0000 N1_V02S0401 arc: V00T0100 V02S0501 arc: W1_H02W0101 W3_H06E0103 arc: W1_H02W0201 V02S0201 arc: W1_H02W0501 N1_V02S0501 arc: W1_H02W0601 N1_V02S0601 arc: B0 H01W0100 arc: B1 V00B0000 arc: B2 V02S0301 arc: B3 H01W0100 arc: C0 V02S0601 arc: C1 H00L0000 arc: C2 W1_H02E0401 arc: C3 V02S0601 arc: CE2 H00R0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: D0 H00R0000 arc: D1 V00B0100 arc: D2 W1_H02E0001 arc: D3 H00R0000 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: H01W0000 F3 arc: H01W0100 Q4 arc: M4 V00T0100 arc: M6 V00T0000 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q6 arc: S1_V02S0301 F1 arc: V01S0000 F2 arc: V01S0100 F0 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 1100001100111100 word: SLICEB.K1.INIT 1111110011000000 word: SLICEA.K0.INIT 1100001100111100 word: SLICEA.K1.INIT 1111110011000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 .tile R59C28:PLC2 arc: E1_H02E0601 N1_V01S0000 arc: H00L0000 V02N0201 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0701 N1_V01S0100 arc: S1_V02S0001 H06E0003 arc: S1_V02S0101 N1_V02S0001 arc: S1_V02S0201 H02E0201 arc: S1_V02S0301 V01N0101 arc: S1_V02S0401 H02W0401 arc: S1_V02S0501 E1_H02W0501 arc: S1_V02S0601 W1_H02E0601 arc: S1_V02S0701 W3_H06E0203 arc: S3_V06S0103 E1_H01W0100 arc: V00B0100 V02S0101 arc: V00T0000 H02E0001 arc: V00T0100 H02E0101 arc: CE0 V02N0201 arc: CE1 V02N0201 arc: CE2 H00L0000 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: E1_H01E0101 Q2 arc: H01W0000 Q4 arc: M0 V00T0000 arc: M2 V00T0100 arc: M4 H02E0401 arc: M6 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q0 arc: S3_V06S0203 Q4 arc: V01S0000 Q2 arc: V01S0100 Q6 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R59C29:PLC2 arc: E1_H02E0101 V02N0101 arc: E1_H02E0201 W3_H06E0103 arc: E1_H02E0501 V06S0303 arc: E1_H02E0601 N1_V01S0000 arc: E1_H02E0701 V02S0701 arc: E3_H06E0303 N3_V06S0303 arc: H00L0000 V02N0201 arc: S1_V02S0101 N1_V02S0101 arc: S1_V02S0201 W3_H06E0103 arc: S1_V02S0301 V01N0101 arc: S1_V02S0401 N1_V02S0101 arc: S1_V02S0501 N1_V02S0401 arc: S1_V02S0701 H01E0101 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 N1_V01S0100 arc: V00B0100 V02S0101 arc: V00T0100 N1_V02S0701 arc: W1_H02W0401 W3_H06E0203 arc: W1_H02W0501 W3_H06E0303 arc: CE0 V02N0201 arc: CE1 V02N0201 arc: CE2 H00L0000 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: H01W0100 Q4 arc: M0 W1_H02E0601 arc: M2 H02E0601 arc: M4 V00B0100 arc: M6 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: S1_V02S0001 Q0 arc: S1_V02S0601 Q6 arc: V01S0000 Q2 arc: V01S0100 Q0 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R59C2:PLC2 arc: E1_H02E0201 E1_H01W0000 arc: E1_H02E0701 S1_V02N0701 arc: N1_V01N0101 S3_V06N0203 arc: N1_V02N0201 E1_H01W0000 arc: N1_V02N0601 E1_H01W0000 arc: S1_V02S0401 S3_V06N0203 arc: V00B0100 V02S0101 arc: A5 V00B0000 arc: B5 V02N0501 arc: C5 V02N0001 arc: CLK0 G_HPBX0000 arc: D4 V00B0000 arc: D5 V02N0401 arc: F4 F5C_SLICE arc: H01W0100 Q4 arc: M4 V00B0100 arc: MUXCLK2 CLK0 arc: V00B0000 Q4 arc: V01S0000 Q4 word: SLICEC.K0.INIT 1111111100000000 word: SLICEC.K1.INIT 0100010110001010 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 .tile R59C30:PLC2 arc: E3_H06E0303 W3_H06E0303 arc: N1_V02N0401 W3_H06E0203 arc: N1_V02N0501 H02E0501 arc: N3_V06N0103 S3_V06N0103 arc: S1_V02S0001 N1_V02S0001 arc: S1_V02S0101 N1_V02S0001 arc: S1_V02S0501 E1_H01W0100 arc: S3_V06S0003 E1_H01W0000 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 V02S0201 arc: V00B0100 H02E0701 arc: V00T0000 N1_V02S0401 arc: V00T0100 V02S0701 arc: W1_H02W0501 V01N0101 arc: CE0 H02E0101 arc: CE1 H02E0101 arc: CE2 H02E0101 arc: CE3 H02E0101 arc: CLK0 G_HPBX0000 arc: M0 V00B0100 arc: M2 V00T0000 arc: M4 V00B0000 arc: M6 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q2 arc: S1_V02S0201 Q0 arc: S1_V02S0401 Q6 arc: S1_V02S0601 Q4 arc: V01S0000 Q2 arc: V01S0100 Q0 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R59C31:PLC2 arc: S1_V02S0001 N1_V02S0001 arc: S1_V02S0101 N3_V06S0103 arc: S1_V02S0201 W1_H02E0201 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 E1_H01W0000 arc: V00B0000 V02S0001 arc: V00T0000 V02S0401 arc: V00T0100 V02S0701 arc: CE0 V02N0201 arc: CE1 V02N0201 arc: CE2 V02N0601 arc: CE3 V02N0601 arc: CLK0 G_HPBX0000 arc: H01W0000 Q4 arc: H01W0100 Q6 arc: M0 V00B0000 arc: M2 W1_H02E0601 arc: M4 V00T0000 arc: M6 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: V01S0000 Q2 arc: V01S0100 Q0 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R59C32:PLC2 arc: H01W0000 W3_H06E0103 arc: S1_V02S0401 N3_V06S0203 arc: S1_V02S0501 W3_H06E0303 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 W3_H06E0203 arc: S3_V06S0303 H06E0303 arc: V01S0000 N3_V06S0103 .tile R59C33:PLC2 arc: E3_H06E0003 W3_H06E0303 arc: S1_V02S0401 N3_V06S0203 arc: S1_V02S0501 W3_H06E0303 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 H06E0303 .tile R59C34:PLC2 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0303 N3_V06S0303 .tile R59C35:PLC2 arc: S3_V06S0003 N3_V06S0303 .tile R59C36:PLC2 arc: S3_V06S0003 H06E0003 .tile R59C39:PLC2 arc: E3_H06E0003 W3_H06E0003 arc: S3_V06S0003 W3_H06E0003 .tile R59C3:PLC2 arc: E1_H02E0101 E3_H06W0103 arc: E1_H02E0301 N1_V02S0301 arc: E1_H02E0401 V02N0401 arc: H00L0000 H02E0201 arc: H00R0000 V02N0401 arc: H01W0000 E3_H06W0103 arc: N1_V02N0001 E3_H06W0003 arc: N3_V06N0003 E3_H06W0003 arc: N3_V06N0103 E3_H06W0103 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0501 S3_V06N0303 arc: S3_V06S0203 E3_H06W0203 arc: V00B0100 N1_V02S0101 arc: V00T0100 N1_V02S0501 arc: CE0 H00R0000 arc: CE2 H00L0000 arc: CLK0 G_HPBX0000 arc: E1_H02E0601 Q4 arc: M0 V00B0100 arc: M4 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0101 Q0 arc: N3_V06N0203 Q4 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R59C42:PLC2 arc: S3_V06S0003 H06E0003 .tile R59C45:PLC2 arc: S3_V06S0003 W3_H06E0003 .tile R59C4:PLC2 arc: E1_H02E0101 V02N0101 arc: E1_H02E0601 V02N0601 arc: E1_H02E0701 E1_H01W0100 arc: H00R0000 N1_V02S0601 arc: N1_V02N0601 H02E0601 arc: S3_V06S0103 E3_H06W0103 arc: V00B0000 V02S0001 arc: V00B0100 W1_H02E0701 arc: V00T0000 V02N0601 arc: V00T0100 H02E0301 arc: CE0 H02E0101 arc: CE1 H00R0000 arc: CE2 N1_V02S0601 arc: CE3 H02E0101 arc: CLK0 G_HPBX0000 arc: M0 V00B0100 arc: M2 V00T0100 arc: M4 V00T0000 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q6 arc: N1_V02N0001 Q0 arc: N1_V02N0201 Q2 arc: N1_V02N0401 Q4 arc: V01S0100 Q4 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R59C5:PLC2 arc: E1_H02E0701 V02S0701 arc: H00R0000 W1_H02E0401 arc: N3_V06N0003 H06W0003 arc: V00B0000 V02S0001 arc: V00B0100 V02S0301 arc: A4 V02N0101 arc: A5 H02E0701 arc: B4 H02E0101 arc: B5 V00B0100 arc: C4 N1_V02S0001 arc: C5 S1_V02N0001 arc: CE1 W1_H02E0101 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: D4 H00R0100 arc: D5 H02W0001 arc: E3_H06E0203 Q4 arc: F4 F4_SLICE arc: F5 F5_SLICE arc: H00R0100 F5 arc: H01W0100 Q6 arc: M2 H02E0601 arc: M6 V00B0000 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: V01S0000 Q2 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0010101011111111 word: SLICEC.K1.INIT 0001010100111111 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ .tile R59C6:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0001 N1_V02S0001 arc: E1_H02E0101 N1_V02S0101 arc: E1_H02E0301 N3_V06S0003 arc: E1_H02E0401 V02S0401 arc: E1_H02E0701 V06S0203 arc: H00L0100 N1_V02S0101 arc: H00R0100 H02E0701 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0101 V01N0101 arc: N1_V02N0501 S3_V06N0303 arc: N3_V06N0003 S3_V06N0303 arc: S1_V02S0001 H06W0003 arc: S1_V02S0501 S3_V06N0303 arc: V00T0000 N1_V02S0601 arc: W1_H02W0001 V02N0001 arc: CE0 H00L0100 arc: CE1 H00R0100 arc: CE2 H00L0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: M0 H02W0601 arc: M2 N1_V01N0001 arc: M4 E1_H02W0401 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q0 arc: N1_V02N0201 Q2 arc: N1_V02N0401 Q4 arc: N1_V02N0601 Q4 arc: N3_V06N0303 Q6 arc: V01S0100 Q6 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R59C7:PLC2 arc: H00L0000 H02E0001 arc: H00L0100 V02S0301 arc: H00R0000 H02W0601 arc: H00R0100 H02W0501 arc: N1_V02N0301 E1_H01W0100 arc: N1_V02N0401 E1_H01W0000 arc: S1_V02S0301 H02E0301 arc: S1_V02S0601 E1_H02W0601 arc: S3_V06S0103 H06W0103 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 S1_V02N0201 arc: V00B0100 H02E0701 arc: V00T0000 S1_V02N0601 arc: V00T0100 H02E0301 arc: W1_H02W0601 H01E0001 arc: A0 H00L0000 arc: A1 E1_H01E0001 arc: A4 E1_H02W0501 arc: A5 V02N0301 arc: B0 H01W0100 arc: B1 V02N0101 arc: B4 V02S0501 arc: B5 S1_V02N0501 arc: C0 H00L0100 arc: C1 H00R0100 arc: C4 V00T0000 arc: C5 F4 arc: CE1 H02W0101 arc: CE3 H02E0101 arc: CLK0 G_HPBX0000 arc: D0 H00R0000 arc: D1 V00B0100 arc: D4 H00R0100 arc: D5 V00B0000 arc: E1_H01E0001 Q2 arc: E3_H06E0303 Q5 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: H01W0100 Q2 arc: M2 V00T0100 arc: M6 H02E0401 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q6 arc: N1_V02N0001 F0 arc: N1_V02N0601 Q6 arc: V01S0100 F1 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0100000011000000 word: SLICEC.K1.INIT 1100111011111111 word: SLICEA.K0.INIT 1001000000001001 word: SLICEA.K1.INIT 1000000011001100 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ .tile R59C8:PLC2 arc: E1_H02E0001 N3_V06S0003 arc: E1_H02E0101 V06S0103 arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0501 N1_V02S0501 arc: H00R0100 V02S0701 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0201 E1_H01W0000 arc: N1_V02N0501 V01N0101 arc: N1_V02N0701 E1_H02W0701 arc: N3_V06N0303 E3_H06W0303 arc: S1_V02S0001 H02W0001 arc: S1_V02S0201 N1_V02S0701 arc: S1_V02S0501 N1_V02S0501 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 V02N0001 arc: V00B0100 V02S0101 arc: V00T0000 V02N0401 arc: W1_H02W0101 E1_H01W0100 arc: W1_H02W0401 V02N0401 arc: W1_H02W0501 N1_V02S0501 arc: W3_H06W0003 E3_H06W0303 arc: CE0 E1_H02W0101 arc: CE1 E1_H02W0101 arc: CE2 E1_H02W0101 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: E1_H01E0101 Q4 arc: H01W0000 Q6 arc: H01W0100 Q0 arc: M0 V00T0000 arc: M2 V00B0000 arc: M4 V00B0100 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q2 arc: N1_V02N0001 Q2 arc: N1_V02N0401 Q6 arc: W1_H02W0601 Q4 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R59C9:PLC2 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0701 S3_V06N0203 arc: E3_H06E0203 N1_V01S0000 arc: H00L0000 E1_H02W0001 arc: H00R0100 H02E0501 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0501 E3_H06W0303 arc: N3_V06N0203 H06W0203 arc: N3_V06N0303 S3_V06N0303 arc: S1_V02S0001 V01N0001 arc: S1_V02S0701 V01N0101 arc: S3_V06S0203 E3_H06W0203 arc: W1_H02W0001 V06S0003 arc: W1_H02W0501 H01E0101 arc: W1_H02W0601 V02N0601 arc: W3_H06W0203 E3_H06W0203 arc: B3 H00L0000 arc: B6 V02N0701 arc: C2 H00R0100 arc: C3 H02W0601 arc: C6 V02N0001 arc: CLK0 G_HPBX0000 arc: D2 V00T0100 arc: D3 V02N0201 arc: D6 H02E0001 arc: D7 V02S0401 arc: E1_H01E0101 F2 arc: E3_H06E0303 Q6 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F5D_SLICE arc: H01W0000 F2 arc: H01W0100 F2 arc: M6 E1_H02W0401 arc: MUXCLK3 CLK0 arc: N3_V06N0003 F3 arc: N3_V06N0103 F2 arc: V00T0100 F3 arc: W3_H06W0003 F3 arc: W3_H06W0103 F2 word: SLICEB.K0.INIT 1111000000000000 word: SLICEB.K1.INIT 1100000000000000 word: SLICED.K0.INIT 1111110000001100 word: SLICED.K1.INIT 1111111100000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 .tile R60C10:PLC2 arc: E1_H02E0001 V06S0003 arc: E3_H06E0303 N1_V01S0100 arc: H00R0000 H02E0601 arc: H00R0100 V02S0701 arc: N1_V02N0201 H01E0001 arc: N1_V02N0401 N3_V06S0203 arc: N1_V02N0601 H01E0001 arc: N3_V06N0303 S1_V02N0501 arc: S1_V02S0001 H01E0001 arc: S1_V02S0101 N3_V06S0103 arc: S3_V06S0103 E3_H06W0103 arc: S3_V06S0303 E3_H06W0303 arc: V00B0100 V02S0101 arc: V00T0000 E1_H02W0201 arc: V00T0100 H02E0301 arc: W1_H02W0001 E1_H02W0001 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0501 H01E0101 arc: W1_H02W0601 S1_V02N0601 arc: W3_H06W0003 E3_H06W0303 arc: W3_H06W0203 E3_H06W0103 arc: A3 V00B0000 arc: B3 H00R0100 arc: C1 H02E0401 arc: C3 W1_H02E0401 arc: CE2 H00R0000 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: D1 V00T0100 arc: D3 V00T0100 arc: F1 F1_SLICE arc: F3 F3_SLICE arc: H01W0000 Q6 arc: M4 V00B0100 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q1 arc: N1_V01N0101 Q3 arc: V00B0000 Q4 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1011101000110000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 .tile R60C11:PLC2 arc: E1_H02E0101 N3_V06S0103 arc: E1_H02E0201 V06S0103 arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0401 N3_V06S0203 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0203 N3_V06S0203 arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0201 N3_V06S0103 arc: N1_V02N0301 H02W0301 arc: N1_V02N0401 S1_V02N0401 arc: N3_V06N0003 S1_V02N0301 arc: N3_V06N0103 S1_V02N0101 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0101 W1_H02E0101 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0501 N3_V06S0303 arc: W1_H02W0101 V02N0101 arc: W1_H02W0201 E1_H01W0000 arc: W1_H02W0501 S1_V02N0501 arc: W1_H02W0601 V02N0601 arc: W1_H02W0701 E1_H02W0701 .tile R60C12:PLC2 arc: E1_H02E0301 V06S0003 arc: E1_H02E0401 V02N0401 arc: E3_H06E0203 N1_V01S0000 arc: H00L0000 H02W0001 arc: H00R0000 V02N0601 arc: H00R0100 S1_V02N0701 arc: N1_V02N0101 H02E0101 arc: N1_V02N0201 H02E0201 arc: N1_V02N0301 N3_V06S0003 arc: N1_V02N0401 H02E0401 arc: N1_V02N0701 V01N0101 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0401 N3_V06S0203 arc: S1_V02S0501 E1_H02W0501 arc: S3_V06S0103 N3_V06S0103 arc: V00B0100 H02W0501 arc: V00T0100 V02N0701 arc: V01S0100 N3_V06S0303 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0301 E1_H02W0201 arc: A1 V02S0701 arc: B1 E1_H01W0100 arc: B3 H02E0101 arc: B5 H02E0101 arc: B7 H02E0101 arc: C1 H00L0000 arc: C3 H00R0100 arc: C5 H02W0401 arc: C7 V00T0100 arc: CE1 H00R0000 arc: CE2 V02N0601 arc: CE3 V02N0601 arc: CLK0 G_HPBX0000 arc: D1 V00B0100 arc: D3 S1_V02N0001 arc: D5 V02S0401 arc: D7 S1_V02N0601 arc: E1_H01E0101 Q3 arc: E1_H02E0101 F3 arc: E1_H02E0501 F5 arc: E1_H02E0701 F7 arc: E3_H06E0303 Q5 arc: F0 F5A_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H01W0000 F0 arc: M0 H02W0601 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N3_V06N0303 F5 arc: V01S0000 Q7 arc: W1_H02W0001 Q0 arc: W3_H06W0003 F3 arc: W3_H06W0203 F7 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1111001111000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1111001111000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1111001111000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000100000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 .tile R60C13:PLC2 arc: E1_H02E0001 V06S0003 arc: E1_H02E0101 N3_V06S0103 arc: E1_H02E0301 H01E0101 arc: E1_H02E0401 E1_H01W0000 arc: E1_H02E0501 N1_V02S0501 arc: E1_H02E0601 W1_H02E0301 arc: E3_H06E0003 W3_H06E0003 arc: H00R0100 V02S0701 arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0201 H02W0201 arc: N1_V02N0401 W1_H02E0401 arc: N1_V02N0501 S1_V02N0501 arc: N1_V02N0601 S1_V02N0301 arc: S1_V02S0101 N3_V06S0103 arc: S3_V06S0103 H06W0103 arc: V00B0100 V02S0301 arc: V00T0100 V02S0501 arc: V01S0000 N3_V06S0103 arc: W1_H02W0201 N3_V06S0103 arc: W1_H02W0401 V02S0401 arc: W1_H02W0601 S1_V02N0601 arc: W3_H06W0003 E1_H02W0001 arc: A1 E1_H01E0001 arc: A3 V00B0000 arc: A5 V00T0000 arc: B0 N1_V02S0301 arc: B1 V00T0000 arc: B2 V02S0101 arc: B3 H00R0000 arc: B4 H02E0301 arc: B5 H00L0000 arc: B6 N1_V01S0000 arc: C0 H02E0401 arc: C1 H00L0000 arc: C2 E1_H02W0601 arc: C3 N1_V01N0001 arc: C4 V02N0001 arc: C5 V00B0100 arc: C6 V02N0001 arc: C7 H02W0401 arc: CE0 V02N0201 arc: CE1 V02N0201 arc: CE2 V02N0601 arc: CE3 V02N0601 arc: CLK0 G_HPBX0000 arc: D0 V00T0100 arc: D1 H00R0000 arc: D2 N1_V02S0001 arc: D3 V01S0100 arc: D4 H00R0100 arc: D5 H01W0000 arc: D6 H02W0001 arc: D7 E1_H02W0201 arc: E1_H01E0001 Q6 arc: E1_H01E0101 F1 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q0 arc: H00R0000 Q4 arc: H01W0000 F7 arc: H01W0100 Q2 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q2 arc: N1_V01N0101 Q4 arc: S1_V02S0301 F3 arc: V00B0000 Q6 arc: V00T0000 Q2 arc: V01S0100 Q0 arc: W1_H02W0001 Q0 arc: W1_H02W0501 F7 arc: W1_H02W0701 F5 word: SLICEA.K0.INIT 1100111111000000 word: SLICEA.K1.INIT 0000000100000000 word: SLICED.K0.INIT 1100111111000000 word: SLICED.K1.INIT 1111000000000000 word: SLICEB.K0.INIT 1100111111000000 word: SLICEB.K1.INIT 0000000000000001 word: SLICEC.K0.INIT 1100111111000000 word: SLICEC.K1.INIT 0001000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 .tile R60C14:PLC2 arc: E1_H02E0001 W1_H02E0501 arc: E1_H02E0201 W1_H02E0701 arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0401 W1_H02E0101 arc: E1_H02E0501 W3_H06E0303 arc: E3_H06E0203 W3_H06E0203 arc: H00L0100 V02S0101 arc: H00R0000 S1_V02N0401 arc: H00R0100 V02S0501 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0001 N3_V06S0003 arc: N1_V02N0101 H01E0101 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0601 S1_V02N0601 arc: N1_V02N0701 H01E0101 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0003 arc: S1_V02S0001 N3_V06S0003 arc: S1_V02S0301 N3_V06S0003 arc: S1_V02S0701 H01E0101 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N1_V01S0000 arc: V00B0000 S1_V02N0201 arc: V00B0100 H02E0501 arc: V00T0000 V02S0401 arc: V00T0100 V02N0501 arc: W1_H02W0001 V02S0001 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0401 H01E0001 arc: W1_H02W0501 H01E0101 arc: W3_H06W0103 E1_H01W0100 arc: A6 V02N0301 arc: A7 V02N0301 arc: B3 H00R0100 arc: B6 S1_V02N0501 arc: B7 V00T0000 arc: C1 H02E0401 arc: C3 H00L0100 arc: C6 V00T0100 arc: C7 V00T0100 arc: CE1 V02N0201 arc: CE2 E1_H02W0101 arc: CLK0 G_HPBX0000 arc: D1 E1_H02W0201 arc: D3 H00R0000 arc: D6 V02N0401 arc: D7 V02N0401 arc: E1_H02E0101 F3 arc: E3_H06E0103 Q1 arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F6 F5D_SLICE arc: H01W0000 Q4 arc: M4 V00B0100 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: S3_V06S0303 F6 arc: V01S0100 Q3 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1111001111000000 word: SLICED.K0.INIT 1000000000000000 word: SLICED.K1.INIT 0111111111111111 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ .tile R60C15:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: E1_H01E0101 W3_H06E0203 arc: E1_H02E0001 W1_H02E0001 arc: E1_H02E0101 E1_H01W0100 arc: E1_H02E0301 V02S0301 arc: E1_H02E0401 E1_H01W0000 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 H02E0101 arc: N1_V02N0701 H06E0203 arc: N3_V06N0003 S1_V02N0301 arc: S1_V02S0001 W3_H06E0003 arc: S1_V02S0201 V01N0001 arc: S1_V02S0701 W3_H06E0203 arc: V00B0000 H02E0401 arc: V00B0100 H02E0501 arc: V00T0100 V02S0501 arc: V01S0000 N3_V06S0103 arc: W1_H02W0201 V06S0103 arc: W1_H02W0601 S1_V02N0601 arc: A3 V02N0701 arc: B0 V02N0301 arc: B1 V00T0000 arc: B3 H00L0000 arc: B4 W1_H02E0301 arc: B5 H00R0000 arc: B6 H02W0301 arc: B7 V02N0701 arc: C0 W1_H02E0601 arc: C1 H02W0601 arc: C2 H00L0100 arc: C3 V02N0401 arc: C4 V02N0001 arc: C5 V00T0100 arc: C6 V02N0001 arc: C7 E1_H02W0601 arc: CE0 W1_H02E0101 arc: CE2 W1_H02E0101 arc: CE3 W1_H02E0101 arc: CLK0 G_HPBX0000 arc: D0 H02E0201 arc: D1 S1_V02N0001 arc: D2 V00B0100 arc: D3 E1_H02W0001 arc: D4 V00B0000 arc: D5 V02N0601 arc: D6 V02S0601 arc: D7 V02N0601 arc: E3_H06E0003 Q0 arc: E3_H06E0103 F1 arc: E3_H06E0203 F7 arc: E3_H06E0303 Q6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q0 arc: H00L0100 F3 arc: H00R0000 Q4 arc: H01W0100 F3 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V02N0601 Q4 arc: N3_V06N0103 F1 arc: N3_V06N0203 F7 arc: N3_V06N0303 F5 arc: S3_V06S0103 F1 arc: S3_V06S0203 F7 arc: S3_V06S0303 F5 arc: V00T0000 Q0 arc: V01S0100 Q6 arc: W1_H02W0001 F2 arc: W3_H06W0103 F1 arc: W3_H06W0203 F7 arc: W3_H06W0303 F5 word: SLICED.K0.INIT 1100111111000000 word: SLICED.K1.INIT 1100110011110000 word: SLICEC.K0.INIT 1100111111000000 word: SLICEC.K1.INIT 1100110011110000 word: SLICEA.K0.INIT 1100111111000000 word: SLICEA.K1.INIT 1100110011110000 word: SLICEB.K0.INIT 1111000000000000 word: SLICEB.K1.INIT 0000000000000001 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 .tile R60C16:PLC2 arc: E1_H02E0001 V02S0001 arc: E1_H02E0101 E3_H06W0103 arc: E1_H02E0201 V06S0103 arc: E1_H02E0401 E1_H01W0000 arc: H00L0100 W1_H02E0301 arc: H00R0000 V02N0401 arc: N1_V02N0001 E3_H06W0003 arc: N1_V02N0201 N3_V06S0103 arc: N1_V02N0301 W1_H02E0301 arc: N1_V02N0601 W3_H06E0303 arc: N1_V02N0701 V01N0101 arc: S1_V02S0001 H06E0003 arc: S1_V02S0101 W1_H02E0101 arc: S1_V02S0201 N3_V06S0103 arc: V00B0000 E1_H02W0601 arc: V00T0100 N1_V02S0501 arc: V01S0000 N3_V06S0103 arc: W1_H02W0101 H01E0101 arc: W1_H02W0201 H01E0001 arc: W1_H02W0301 V02S0301 arc: W1_H02W0601 E1_H02W0301 arc: B0 V00B0000 arc: B1 V00T0000 arc: B4 H02E0301 arc: B5 H02E0101 arc: C0 H00L0100 arc: C1 N1_V01S0100 arc: C4 V02N0001 arc: C5 S1_V02N0201 arc: CE0 V02N0201 arc: CE1 H02W0101 arc: CE2 V02N0601 arc: CLK0 G_HPBX0000 arc: D0 W1_H02E0001 arc: D1 H00R0000 arc: D4 H02E0001 arc: D5 V02N0401 arc: E1_H01E0001 Q0 arc: E3_H06E0003 Q0 arc: E3_H06E0103 F1 arc: E3_H06E0303 F5 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: H01W0000 Q2 arc: H01W0100 Q4 arc: M2 V00T0100 arc: M6 H02E0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q6 arc: N1_V02N0401 Q4 arc: N3_V06N0103 F1 arc: N3_V06N0303 F5 arc: S3_V06S0103 F1 arc: S3_V06S0303 F5 arc: V00T0000 Q0 arc: W3_H06W0103 F1 arc: W3_H06W0303 F5 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 1100111111000000 word: SLICEC.K1.INIT 1100110011110000 word: SLICEA.K0.INIT 1100111111000000 word: SLICEA.K1.INIT 1100110011110000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 .tile R60C17:PLC2 arc: E1_H02E0301 W3_H06E0003 arc: E1_H02E0401 V02S0401 arc: E3_H06E0003 N3_V06S0003 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0401 W3_H06E0203 arc: N1_V02N0601 S1_V02N0601 arc: N3_V06N0003 S1_V02N0001 arc: N3_V06N0103 S1_V02N0201 arc: N3_V06N0203 E3_H06W0203 arc: S1_V02S0001 H02E0001 arc: S1_V02S0401 N1_V02S0101 arc: S3_V06S0003 N3_V06S0303 arc: V00B0000 N1_V02S0201 arc: V00T0100 N1_V02S0701 arc: V01S0000 N3_V06S0103 arc: W1_H02W0001 H01E0001 arc: W1_H02W0101 V06S0103 arc: W1_H02W0601 N1_V01S0000 arc: CE0 H02W0101 arc: CE2 H02W0101 arc: CLK0 G_HPBX0000 arc: H01W0000 Q4 arc: M0 V00B0000 arc: M2 V00T0000 arc: M4 V00T0100 arc: M6 H02E0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q6 arc: N1_V02N0001 Q2 arc: V00T0000 Q0 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R60C18:PLC2 arc: E1_H02E0201 N3_V06S0103 arc: E1_H02E0501 N1_V02S0501 arc: E1_H02E0601 S1_V02N0601 arc: H00L0000 W1_H02E0201 arc: H00R0100 E1_H02W0701 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0401 E1_H02W0401 arc: N3_V06N0303 V01N0101 arc: S1_V02S0001 N1_V02S0001 arc: S1_V02S0201 N1_V02S0701 arc: S1_V02S0301 N1_V02S0201 arc: S1_V02S0401 N3_V06S0203 arc: S1_V02S0501 N1_V02S0401 arc: S1_V02S0701 N1_V02S0601 arc: S3_V06S0103 H06E0103 arc: S3_V06S0203 H06E0203 arc: V00B0000 V02N0201 arc: V00T0100 W1_H02E0101 arc: V01S0000 N3_V06S0103 arc: W1_H02W0101 E1_H02W0101 arc: W1_H02W0301 V02S0301 arc: W1_H02W0601 W3_H06E0303 arc: B0 V02N0301 arc: B3 V01N0001 arc: C0 H00R0100 arc: C3 H00L0000 arc: CE3 E1_H02W0101 arc: CLK0 G_HPBX0000 arc: D0 V02S0201 arc: D1 E1_H02W0201 arc: D3 V00T0100 arc: E1_H01E0101 Q6 arc: F0 F5A_SLICE arc: F3 F3_SLICE arc: M0 V00B0000 arc: M4 E1_H01E0101 arc: M6 H02E0401 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V02N0201 Q0 arc: N3_V06N0003 F3 arc: V01S0100 Q4 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0011000000111111 word: SLICEA.K0.INIT 1111110000110000 word: SLICEA.K1.INIT 1111111100000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 .tile R60C19:PLC2 arc: E1_H02E0501 N3_V06S0303 arc: E1_H02E0601 V01N0001 arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0401 N3_V06S0203 arc: N1_V02N0501 V01N0101 arc: N1_V02N0701 H06W0203 arc: S1_V02S0201 N1_V02S0701 arc: S1_V02S0301 W1_H02E0301 arc: S1_V02S0401 N1_V02S0401 arc: S1_V02S0701 N1_V02S0601 arc: S3_V06S0103 H06E0103 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 H06E0303 arc: V00B0100 H02E0501 arc: V00T0000 V02S0401 arc: W1_H02W0201 E1_H02W0701 arc: CE2 H02W0101 arc: CE3 H02W0101 arc: CLK0 G_HPBX0000 arc: E1_H01E0101 Q2 arc: M0 V00B0000 arc: M2 N1_V01N0001 arc: M4 V00B0100 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q6 arc: N1_V02N0001 Q0 arc: V00B0000 Q4 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R60C20:PLC2 arc: E1_H02E0201 W3_H06E0103 arc: E1_H02E0301 V02N0301 arc: E3_H06E0103 V06S0103 arc: E3_H06E0303 N1_V01S0100 arc: H00L0000 H02W0001 arc: H00L0100 N1_V02S0301 arc: H00R0000 V02N0401 arc: N1_V01N0001 N3_V06S0003 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0001 H06W0003 arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0201 W1_H02E0201 arc: N1_V02N0301 H06E0003 arc: N1_V02N0401 H02W0401 arc: N1_V02N0601 H02E0601 arc: N1_V02N0701 H01E0101 arc: S1_V02S0201 W1_H02E0201 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N3_V06S0103 arc: V00B0100 H02E0501 arc: W1_H02W0101 V06S0103 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0401 E1_H01W0000 arc: W1_H02W0701 W3_H06E0203 arc: A1 V02S0701 arc: A3 V02N0501 arc: A4 F5 arc: A5 E1_H02W0501 arc: A7 N1_V01N0101 arc: B1 V02S0101 arc: B3 H00R0000 arc: B4 F1 arc: B5 S1_V02N0701 arc: B7 E1_H02W0301 arc: C1 S1_V02N0401 arc: C3 H00L0000 arc: C4 E1_H01E0101 arc: C5 V00B0100 arc: C7 W1_H02E0601 arc: D1 V02N0201 arc: D3 V02S0001 arc: D4 H00R0100 arc: D5 V02S0601 arc: D7 H00L0100 arc: E1_H01E0101 F3 arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H00R0100 F7 arc: N3_V06N0203 F4 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1000010000100001 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1001000000001001 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1001000000001001 word: SLICEC.K0.INIT 1000000000000000 word: SLICEC.K1.INIT 1000010000100001 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ .tile R60C21:PLC2 arc: E1_H02E0501 N3_V06S0303 arc: E1_H02E0601 V06S0303 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0303 W3_H06E0203 arc: H00L0100 V02N0301 arc: H00R0000 S1_V02N0401 arc: H00R0100 S1_V02N0501 arc: N1_V02N0001 H02W0001 arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0601 E1_H01W0000 arc: N1_V02N0701 H02W0701 arc: N3_V06N0003 W3_H06E0003 arc: N3_V06N0103 W3_H06E0103 arc: N3_V06N0203 W3_H06E0203 arc: S1_V02S0101 N1_V01S0100 arc: S1_V02S0301 S3_V06N0003 arc: S1_V02S0501 N1_V01S0100 arc: S1_V02S0601 V01N0001 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 W3_H06E0103 arc: S3_V06S0203 W3_H06E0203 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 V02N0001 arc: V00T0000 V02N0601 arc: W1_H02W0001 V02S0001 arc: W1_H02W0401 N3_V06S0203 arc: A0 H00L0100 arc: A2 S1_V02N0701 arc: A3 V02N0501 arc: A4 S1_V02N0101 arc: A5 V00T0000 arc: A6 S1_V02N0301 arc: A7 V02N0101 arc: B2 V02N0301 arc: B3 H00R0100 arc: B4 H02E0301 arc: B5 H00R0000 arc: B6 V02N0701 arc: B7 V00B0000 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F4 arc: N1_V01N0001 F2 arc: N1_V02N0301 F3 arc: N1_V02N0401 F6 arc: N1_V02N0501 F7 arc: W1_H02W0701 F5 word: SLICED.K0.INIT 0110011010101010 word: SLICED.K1.INIT 0110011010101010 word: SLICEB.K0.INIT 0110011010101010 word: SLICEB.K1.INIT 0110011010101010 word: SLICEA.K0.INIT 0000000000001010 word: SLICEA.K1.INIT 1111111111111111 word: SLICEC.K0.INIT 0110011010101010 word: SLICEC.K1.INIT 0110011010101010 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 YES enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R60C22:PLC2 arc: E1_H02E0301 W1_H02E0201 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0303 W3_H06E0303 arc: H00L0000 S1_V02N0201 arc: H00R0000 V02N0601 arc: N1_V02N0001 E1_H01W0000 arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0201 N1_V01S0000 arc: N1_V02N0601 H02E0601 arc: N1_V02N0701 E1_H01W0100 arc: N3_V06N0003 W3_H06E0003 arc: N3_V06N0103 W3_H06E0103 arc: S1_V02S0201 H02W0201 arc: S1_V02S0401 S3_V06N0203 arc: S1_V02S0701 V01N0101 arc: S3_V06S0103 W3_H06E0103 arc: S3_V06S0303 W3_H06E0303 arc: V00B0000 S1_V02N0001 arc: V00B0100 S1_V02N0101 arc: V00T0000 S1_V02N0601 arc: V00T0100 N1_V02S0701 arc: W1_H02W0301 V02S0301 arc: W1_H02W0501 V06S0303 arc: A0 V02N0501 arc: A1 H00R0000 arc: A2 V02N0701 arc: A3 S1_V02N0501 arc: A4 H02W0701 arc: A5 V00T0000 arc: A6 V00T0100 arc: A7 V02N0301 arc: B0 S1_V02N0301 arc: B1 V02N0101 arc: B2 H02W0301 arc: B3 H00L0000 arc: B4 H02W0101 arc: B5 S1_V02N0701 arc: B6 V00B0100 arc: B7 V00B0000 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F3 arc: N1_V02N0401 F6 arc: N3_V06N0203 F4 arc: W1_H02W0001 F2 arc: W1_H02W0701 F5 arc: W3_H06W0003 F0 arc: W3_H06W0103 F1 arc: W3_H06W0203 F7 word: SLICEC.K0.INIT 0110011010101010 word: SLICEC.K1.INIT 0110011010101010 word: SLICEB.K0.INIT 0110011010101010 word: SLICEB.K1.INIT 0110011010101010 word: SLICEA.K0.INIT 0110011010101010 word: SLICEA.K1.INIT 0110011010101010 word: SLICED.K0.INIT 0110011010101010 word: SLICED.K1.INIT 0110011010101010 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R60C23:PLC2 arc: E1_H02E0001 W1_H02E0501 arc: E1_H02E0101 N1_V02S0101 arc: E1_H02E0501 V01N0101 arc: E3_H06E0003 V06S0003 arc: H00L0000 S1_V02N0201 arc: H00R0000 V02N0401 arc: N1_V02N0301 H02E0301 arc: N1_V02N0501 E1_H01W0100 arc: S1_V02S0001 H02W0001 arc: S1_V02S0201 H06E0103 arc: S1_V02S0401 V01N0001 arc: S3_V06S0003 N3_V06S0303 arc: V00B0000 V02N0001 arc: V00B0100 V02N0301 arc: V00T0000 V02N0601 arc: V00T0100 V02N0501 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0201 V06S0103 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0701 N1_V02S0701 arc: A0 S1_V02N0501 arc: A1 V02N0701 arc: A2 E1_H02W0501 arc: A3 S1_V02N0701 arc: A4 V02N0101 arc: A5 V00T0000 arc: A6 V00T0100 arc: A7 H02W0701 arc: B0 V02S0101 arc: B1 V02S0301 arc: B2 E1_H02W0301 arc: B3 E1_H02W0101 arc: B4 H00R0000 arc: B5 H00L0000 arc: B6 V00B0100 arc: B7 V00B0000 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F1 arc: H01W0100 F7 arc: N1_V02N0201 F2 arc: N1_V02N0401 F6 arc: N3_V06N0003 F0 arc: N3_V06N0303 F5 arc: W3_H06W0003 F3 arc: W3_H06W0203 F4 word: SLICED.K0.INIT 0110011010101010 word: SLICED.K1.INIT 0110011010101010 word: SLICEC.K0.INIT 0110011010101010 word: SLICEC.K1.INIT 0110011010101010 word: SLICEB.K0.INIT 0110011010101010 word: SLICEB.K1.INIT 0110011010101010 word: SLICEA.K0.INIT 0110011010101010 word: SLICEA.K1.INIT 0110011010101010 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R60C24:PLC2 arc: E1_H02E0701 V06S0203 arc: H00L0000 V02N0001 arc: H00R0000 V02N0401 arc: N1_V02N0001 H06E0003 arc: N1_V02N0601 N3_V06S0303 arc: S1_V02S0001 N1_V01S0000 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N1_V01S0100 arc: S3_V06S0203 N3_V06S0203 arc: V00B0000 S1_V02N0001 arc: V00T0000 S1_V02N0601 arc: W1_H02W0001 S3_V06N0003 arc: W1_H02W0701 V06N0203 arc: A0 V02S0701 arc: A1 H00R0000 arc: A2 V01N0101 arc: A3 E1_H02W0701 arc: A4 E1_H02W0501 arc: A5 V00T0000 arc: A6 V02N0301 arc: A7 S1_V02N0101 arc: B0 V02N0101 arc: B1 V02S0101 arc: B2 V01N0001 arc: B3 H00L0000 arc: B4 S1_V02N0501 arc: B5 E1_H02W0301 arc: B6 V02N0501 arc: B7 V00B0000 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0100 F5 arc: N1_V02N0201 F2 arc: N1_V02N0301 F3 arc: N1_V02N0501 F7 arc: N3_V06N0003 F0 arc: N3_V06N0103 F1 arc: N3_V06N0203 F4 arc: N3_V06N0303 F6 word: SLICED.K0.INIT 0110011010101010 word: SLICED.K1.INIT 0110011010101010 word: SLICEB.K0.INIT 0110011010101010 word: SLICEB.K1.INIT 0110011010101010 word: SLICEA.K0.INIT 0110011010101010 word: SLICEA.K1.INIT 0110011010101010 word: SLICEC.K0.INIT 0110011010101010 word: SLICEC.K1.INIT 0110011010101010 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R60C25:PLC2 arc: E1_H02E0201 N1_V01S0000 arc: E1_H02E0401 E1_H01W0000 arc: N1_V02N0001 W1_H02E0001 arc: S1_V02S0101 N1_V01S0100 arc: S1_V02S0201 N3_V06S0103 arc: S1_V02S0401 S3_V06N0203 arc: S1_V02S0501 N1_V02S0501 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 H06E0103 arc: S3_V06S0303 H06E0303 arc: V00B0000 V02N0201 arc: V00B0100 N1_V02S0301 arc: V00T0000 S1_V02N0601 arc: V00T0100 W1_H02E0101 arc: W1_H02W0101 V02N0101 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0501 V02N0501 arc: A0 V02N0701 arc: A1 W1_H02E0501 arc: B0 V00T0000 arc: B1 V00B0000 arc: CE2 H02W0101 arc: CE3 H02W0101 arc: CLK0 G_HPBX0000 arc: E1_H02E0601 Q6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: M4 V00B0100 arc: M6 V00T0100 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N3_V06N0003 F0 arc: N3_V06N0103 F1 arc: S3_V06S0203 Q4 arc: V01S0000 Q6 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000001010 word: SLICEA.K0.INIT 0110011010101010 word: SLICEA.K1.INIT 0110011010101010 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R60C26:PLC2 arc: E1_H02E0001 N3_V06S0003 arc: E1_H02E0101 W3_H06E0103 arc: E1_H02E0201 W3_H06E0103 arc: E1_H02E0301 N1_V01S0100 arc: E1_H02E0401 V06S0203 arc: E1_H02E0601 V02S0601 arc: E3_H06E0003 N3_V06S0003 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0303 W3_H06E0303 arc: H00R0000 H02E0401 arc: H01W0000 W3_H06E0103 arc: N1_V02N0201 W3_H06E0103 arc: S1_V02S0001 N1_V02S0501 arc: S1_V02S0101 H02W0101 arc: S1_V02S0501 E1_H01W0100 arc: S1_V02S0601 H02E0601 arc: S1_V02S0701 W1_H02E0701 arc: S3_V06S0203 N3_V06S0103 arc: V00B0000 N1_V02S0001 arc: V00B0100 N1_V02S0101 arc: V00T0000 N1_V02S0401 arc: W1_H02W0101 W3_H06E0103 arc: W1_H02W0301 V06N0003 arc: W1_H02W0501 V02N0501 arc: W1_H02W0701 V06N0203 arc: CE0 H00R0000 arc: CE1 H00R0000 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: E1_H01E0001 Q0 arc: E1_H01E0101 Q2 arc: M0 V00B0000 arc: M2 V00T0000 arc: M6 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: S1_V02S0401 Q6 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R60C27:PLC2 arc: E1_H02E0301 H01E0101 arc: E1_H02E0401 H01E0001 arc: E1_H02E0601 V06S0303 arc: E1_H02E0701 N1_V02S0701 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0203 W3_H06E0103 arc: H00L0000 V02N0201 arc: N1_V02N0401 N3_V06S0203 arc: S1_V02S0001 N1_V01S0000 arc: S1_V02S0301 H02W0301 arc: S1_V02S0501 N1_V01S0100 arc: S3_V06S0103 W3_H06E0103 arc: S3_V06S0303 W3_H06E0303 arc: V00B0000 V02S0201 arc: V00B0100 H02W0701 arc: W1_H02W0101 S1_V02N0101 arc: B0 V00T0000 arc: B1 N1_V02S0301 arc: B4 H01E0101 arc: B5 H02E0301 arc: B6 H02E0301 arc: B7 V00T0000 arc: C0 H00L0000 arc: C1 V02S0601 arc: C4 H02E0401 arc: C5 H02E0601 arc: C6 H02E0601 arc: C7 V02N0201 arc: CE1 H02E0101 arc: CLK0 G_HPBX0000 arc: D0 V02S0201 arc: D1 V02S0001 arc: D4 W1_H02E0201 arc: D5 E1_H02W0001 arc: D6 E1_H02W0001 arc: D7 V00B0000 arc: E1_H01E0101 F0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0100 F6 arc: M2 V00B0100 arc: MUXCLK1 CLK0 arc: N1_V01N0101 F5 arc: S1_V02S0701 F7 arc: V00T0000 Q2 arc: V01S0000 F1 arc: V01S0100 F4 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 1100001100111100 word: SLICEA.K1.INIT 1111110011000000 word: SLICED.K0.INIT 1100001100111100 word: SLICED.K1.INIT 1111110011000000 word: SLICEC.K0.INIT 1100001100111100 word: SLICEC.K1.INIT 1111110011000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 .tile R60C28:PLC2 arc: E1_H02E0001 V06S0003 arc: E1_H02E0101 N1_V01S0100 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0303 W3_H06E0303 arc: H00L0000 W1_H02E0201 arc: H00L0100 V02S0101 arc: H00R0000 V02S0401 arc: H00R0100 H02W0701 arc: N1_V02N0001 W1_H02E0001 arc: N1_V02N0201 W1_H02E0201 arc: S1_V02S0001 N1_V02S0001 arc: S1_V02S0101 E1_H02W0101 arc: S1_V02S0501 E1_H02W0501 arc: S3_V06S0103 W3_H06E0103 arc: S3_V06S0303 W3_H06E0303 arc: V00B0000 V02S0001 arc: V00B0100 V02S0101 arc: V00T0000 N1_V02S0401 arc: W1_H02W0301 H01E0101 arc: W1_H02W0701 N1_V02S0701 arc: B0 H00R0100 arc: B1 N1_V02S0301 arc: B4 N1_V02S0501 arc: B5 H02E0301 arc: B6 V01S0000 arc: B7 N1_V01S0000 arc: C0 H00L0100 arc: C1 H02E0401 arc: C4 H02E0401 arc: C5 H02E0601 arc: C6 V02S0201 arc: C7 V00B0100 arc: CE1 H00L0000 arc: CLK0 G_HPBX0000 arc: D0 H00R0000 arc: D1 H02W0201 arc: D4 H02W0201 arc: D5 V00B0000 arc: D6 V02S0601 arc: D7 V02S0401 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: M2 V00T0000 arc: MUXCLK1 CLK0 arc: N1_V01N0101 F5 arc: S1_V02S0201 F0 arc: S1_V02S0301 F1 arc: S1_V02S0401 F6 arc: S1_V02S0601 F4 arc: S1_V02S0701 F7 arc: V01S0000 Q2 arc: V01S0100 Q2 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 1100001100111100 word: SLICEA.K1.INIT 1111110011000000 word: SLICED.K0.INIT 1100001100111100 word: SLICED.K1.INIT 1111110011000000 word: SLICEC.K0.INIT 1100001100111100 word: SLICEC.K1.INIT 1111110011000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 .tile R60C29:PLC2 arc: E1_H02E0001 V06S0003 arc: E1_H02E0701 W1_H02E0701 arc: H00R0000 E1_H02W0601 arc: N1_V02N0001 H06E0003 arc: N1_V02N0101 H06E0103 arc: N1_V02N0201 H06E0103 arc: N1_V02N0501 N3_V06S0303 arc: N1_V02N0601 H06E0303 arc: S1_V02S0201 N1_V01S0000 arc: S1_V02S0301 N1_V02S0301 arc: S1_V02S0501 N1_V02S0501 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0203 N1_V02S0401 arc: V00B0000 N1_V02S0201 arc: V00B0100 V02S0101 arc: V00T0000 N1_V02S0601 arc: W1_H02W0001 W3_H06E0003 arc: W1_H02W0201 V06S0103 arc: W1_H02W0701 V02S0701 arc: B2 H02E0101 arc: B3 H00L0000 arc: B4 H00L0000 arc: B5 H02W0301 arc: B7 H02E0101 arc: C2 N1_V02S0601 arc: C3 N1_V01S0100 arc: C4 V02S0001 arc: C5 H02W0601 arc: C7 V00T0000 arc: CE0 H00R0000 arc: CLK0 G_HPBX0000 arc: D2 V02S0201 arc: D3 V00B0100 arc: D4 V02S0401 arc: D5 V02N0601 arc: D7 E1_H02W0201 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H00L0000 Q0 arc: M0 V00B0000 arc: MUXCLK0 CLK0 arc: N1_V01N0101 F7 arc: S1_V02S0001 F2 arc: S1_V02S0101 F3 arc: S1_V02S0401 F4 arc: S1_V02S0701 F5 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1111110011000000 word: SLICEC.K0.INIT 1100001100111100 word: SLICEC.K1.INIT 1111110011000000 word: SLICEB.K0.INIT 1100001100111100 word: SLICEB.K1.INIT 1111110011000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 .tile R60C2:PLC2 arc: E1_H02E0001 N1_V01S0000 arc: E1_H02E0701 E1_H01W0100 arc: H00L0100 E1_H02W0101 arc: H00R0000 V02S0401 arc: H00R0100 S1_V02N0501 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0101 E3_H06W0103 arc: N1_V02N0201 E3_H06W0103 arc: N1_V02N0501 S1_V02N0501 arc: N3_V06N0103 E3_H06W0103 arc: S1_V02S0001 N1_V01S0000 arc: S1_V02S0201 V01N0001 arc: S1_V02S0401 N1_V01S0000 arc: S1_V02S0601 E1_H01W0000 arc: V00T0000 V02S0401 arc: V00T0100 S1_V02N0501 arc: A3 H02E0701 arc: A5 V02N0101 arc: A7 Q7 arc: B3 H00R0100 arc: B5 V01S0000 arc: B7 S1_V02N0701 arc: C3 F6 arc: C5 V00T0100 arc: C6 V00B0100 arc: C7 S1_V02N0201 arc: CLK0 G_HPBX0000 arc: D3 H00R0000 arc: D4 V00B0000 arc: D5 V02N0601 arc: D6 V00B0000 arc: D7 V02S0401 arc: E1_H01E0001 F1 arc: E1_H01E0101 Q7 arc: E1_H02E0301 F1 arc: E1_H02E0401 Q4 arc: E1_H02E0501 Q7 arc: E1_H02E0601 Q4 arc: E3_H06E0103 F1 arc: F0 F5A_SLICE arc: F1 FXA_SLICE arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q7 arc: M0 H02E0601 arc: M1 H00L0100 arc: M2 H02E0601 arc: M4 V00T0000 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V02N0401 F6 arc: S1_V02S0701 Q7 arc: V00B0000 Q4 arc: V00B0100 Q7 arc: V01S0000 Q4 arc: V01S0100 Q7 word: SLICED.K0.INIT 1111000000000000 word: SLICED.K1.INIT 0100010110101010 word: SLICEC.K0.INIT 1111111100000000 word: SLICEC.K1.INIT 0110000001100110 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 1111111111111111 word: SLICEB.K1.INIT 1000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 .tile R60C30:PLC2 arc: E1_H02E0301 N1_V02S0301 arc: H00L0000 E1_H02W0201 arc: H00L0100 V02S0101 arc: H00R0100 V02S0501 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0501 N1_V02S0501 arc: S1_V02S0701 H02E0701 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0203 arc: V00T0000 N1_V02S0601 arc: V00T0100 V02S0501 arc: W1_H02W0301 E1_H01W0100 arc: W1_H02W0601 E1_H01W0000 arc: B0 E1_H02W0101 arc: B1 V00B0000 arc: B2 E1_H01W0100 arc: B3 N1_V02S0101 arc: B4 N1_V01S0000 arc: B5 E1_H02W0101 arc: C0 H02W0401 arc: C1 V02N0601 arc: C2 E1_H01W0000 arc: C3 N1_V01S0100 arc: C4 V02S0201 arc: C5 H02W0401 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D0 V02S0001 arc: D1 V02N0001 arc: D2 H02E0001 arc: D3 V00T0100 arc: D4 H00R0100 arc: D5 H00L0100 arc: E1_H01E0001 F4 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: M6 V00T0000 arc: MUXCLK3 CLK0 arc: N1_V01N0101 F2 arc: S1_V02S0101 F1 arc: S1_V02S0601 Q6 arc: V00B0000 Q6 arc: V01S0100 F0 arc: W1_H02W0101 F3 arc: W1_H02W0501 F5 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 1100001100111100 word: SLICEA.K1.INIT 1111110011000000 word: SLICEB.K0.INIT 1100001100111100 word: SLICEB.K1.INIT 1111110011000000 word: SLICEC.K0.INIT 1100001100111100 word: SLICEC.K1.INIT 1111110011000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 .tile R60C31:PLC2 arc: E1_H02E0501 V06S0303 arc: H00L0000 H02W0201 arc: N1_V02N0201 E1_H01W0000 arc: N1_V02N0601 E1_H01W0000 arc: S1_V02S0401 H01E0001 arc: S1_V02S0501 N1_V01S0100 arc: S1_V02S0601 E1_H01W0000 arc: V00B0100 N1_V02S0301 arc: V00T0000 N1_V02S0601 arc: V00T0100 H02E0301 arc: W1_H02W0201 V02S0201 arc: W1_H02W0401 N1_V01S0000 arc: W1_H02W0601 E1_H01W0000 arc: CE0 H00L0000 arc: CE1 H00L0000 arc: CE2 H00L0000 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: E1_H01E0101 Q4 arc: H01W0000 Q2 arc: H01W0100 Q6 arc: M0 H02W0601 arc: M2 V00T0000 arc: M4 V00B0100 arc: M6 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: V01S0100 Q0 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R60C32:PLC2 arc: H01W0000 W3_H06E0103 arc: S1_V02S0201 W3_H06E0103 arc: S1_V02S0501 H02E0501 arc: S1_V02S0601 N3_V06S0303 arc: S3_V06S0003 N1_V01S0000 arc: S3_V06S0203 N3_V06S0103 arc: W1_H02W0101 H01E0101 arc: W1_H02W0201 W3_H06E0103 arc: W1_H02W0601 N1_V02S0601 .tile R60C33:PLC2 arc: E3_H06E0103 W3_H06E0003 arc: E3_H06E0203 W3_H06E0203 arc: S3_V06S0003 W3_H06E0003 arc: S3_V06S0203 W3_H06E0203 arc: S3_V06S0303 N3_V06S0203 .tile R60C34:PLC2 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0203 W3_H06E0103 arc: E3_H06E0303 W3_H06E0303 arc: S3_V06S0103 W3_H06E0103 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 W3_H06E0303 .tile R60C36:PLC2 arc: S3_V06S0103 H06E0103 arc: S3_V06S0203 H06E0203 .tile R60C37:PLC2 arc: S3_V06S0103 H06E0103 arc: S3_V06S0303 H06E0303 .tile R60C39:PLC2 arc: E3_H06E0203 W3_H06E0103 arc: E3_H06E0303 W3_H06E0203 arc: S3_V06S0103 W3_H06E0103 arc: S3_V06S0203 W3_H06E0203 .tile R60C3:PLC2 arc: E1_H02E0201 N3_V06S0103 arc: H00L0000 H02W0001 arc: N1_V02N0301 E3_H06W0003 arc: N1_V02N0401 E3_H06W0203 arc: N3_V06N0003 E3_H06W0003 arc: N3_V06N0203 E3_H06W0203 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0201 H01E0001 arc: S1_V02S0401 H02E0401 arc: S3_V06S0103 E3_H06W0103 arc: S3_V06S0303 E3_H06W0303 arc: V00B0000 H02E0601 arc: V00B0100 H02E0501 arc: V00T0000 H02W0201 arc: V00T0100 V02S0501 arc: A1 H02E0501 arc: A4 V02N0301 arc: A5 V02N0301 arc: A6 F7 arc: A7 E1_H01W0000 arc: B1 V01N0001 arc: B2 H00L0000 arc: B3 E1_H01W0100 arc: B4 E1_H02W0101 arc: B5 E1_H02W0101 arc: B6 F1 arc: B7 H01E0101 arc: C1 H02E0401 arc: C2 H02E0401 arc: C3 H02E0401 arc: C4 V02N0201 arc: C5 V02N0201 arc: C6 E1_H01E0101 arc: C7 V00T0000 arc: CLK0 G_HPBX0000 arc: D1 H02E0001 arc: D2 H02E0001 arc: D3 H02E0001 arc: D4 S1_V02N0601 arc: D5 S1_V02N0601 arc: D6 V02N0601 arc: D7 V00B0000 arc: E1_H01E0001 Q4 arc: E1_H01E0101 F2 arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F6 arc: H01W0100 Q4 arc: LSR1 V00T0100 arc: M2 V00B0100 arc: M4 H02W0401 arc: MUXCLK2 CLK0 arc: MUXLSR2 LSR1 arc: V01S0000 Q4 arc: V01S0100 Q4 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1011111100000000 word: SLICED.K0.INIT 0001001101011111 word: SLICED.K1.INIT 0111011111001111 word: SLICEB.K0.INIT 0000000000111111 word: SLICEB.K1.INIT 0000000011110011 word: SLICEC.K0.INIT 1000000000000000 word: SLICEC.K1.INIT 0111111111111111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ .tile R60C40:PLC2 arc: E3_H06E0203 W3_H06E0203 arc: E3_H06E0303 W3_H06E0303 arc: S3_V06S0203 W3_H06E0203 arc: S3_V06S0303 W3_H06E0303 .tile R60C42:PLC2 arc: S3_V06S0203 H06E0203 arc: S3_V06S0303 H06E0303 .tile R60C43:PLC2 arc: S3_V06S0203 H06E0203 arc: S3_V06S0303 H06E0303 .tile R60C45:PLC2 arc: S3_V06S0203 W3_H06E0203 arc: S3_V06S0303 W3_H06E0303 .tile R60C4:PLC2 arc: E1_H02E0001 N3_V06S0003 arc: E1_H02E0301 V06S0003 arc: H00L0000 V02N0001 arc: H00R0100 V02N0501 arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0601 S1_V02N0601 arc: N1_V02N0701 N1_V01S0100 arc: S1_V02S0301 W1_H02E0301 arc: S1_V02S0401 H06W0203 arc: S3_V06S0003 E3_H06W0003 arc: S3_V06S0203 E3_H06W0203 arc: V00B0000 E1_H02W0401 arc: V00B0100 N1_V02S0301 arc: V00T0000 S1_V02N0601 arc: V00T0100 V02N0701 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0401 H01E0001 arc: A0 V01N0101 arc: A1 V01N0101 arc: A2 V01N0101 arc: A3 V01N0101 arc: A4 W1_H02E0701 arc: A5 S1_V02N0301 arc: B0 V01N0001 arc: B1 V01N0001 arc: B2 V01N0001 arc: B3 V01N0001 arc: B4 H02W0101 arc: B5 V00B0100 arc: C0 H00L0000 arc: C1 H00L0000 arc: C2 H00L0000 arc: C3 H00L0000 arc: C4 V02N0201 arc: C5 V00T0000 arc: CLK1 G_HPBX0000 arc: D0 V00T0100 arc: D1 V00T0100 arc: D2 V00T0100 arc: D3 V00T0100 arc: D4 H00R0100 arc: D5 H02E0201 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: H01W0000 Q3 arc: H01W0100 Q1 arc: LSR1 V00B0000 arc: MUXCLK0 CLK1 arc: MUXCLK1 CLK1 arc: W1_H02W0001 Q2 arc: W1_H02W0201 Q0 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK .tile R60C5:PLC2 arc: E1_H02E0601 S1_V02N0601 arc: H00L0000 H02E0001 arc: H00L0100 H02E0301 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0301 E1_H01W0100 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0601 E1_H01W0000 arc: S3_V06S0103 H06E0103 arc: V00B0100 V02N0101 arc: W1_H02W0101 S1_V02N0101 arc: A3 E1_H02W0701 arc: B3 H00L0000 arc: C3 H00L0100 arc: CLK0 G_HPBX0000 arc: D3 V00B0100 arc: E3_H06E0003 Q3 arc: F3 F3_SLICE arc: MUXCLK1 CLK0 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0010101011111111 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 .tile R60C6:PLC2 arc: E1_H02E0601 S1_V02N0601 arc: N1_V02N0001 H06W0003 arc: N1_V02N0101 N1_V01S0100 arc: N3_V06N0003 E3_H06W0003 arc: N3_V06N0103 S1_V02N0201 arc: N3_V06N0203 E3_H06W0203 arc: S1_V02S0001 H06W0003 arc: S1_V02S0101 N3_V06S0103 arc: V00B0000 S1_V02N0001 arc: V00B0100 V02N0301 arc: V00T0000 H02W0201 arc: V00T0100 V02S0501 arc: W1_H02W0401 S1_V02N0401 arc: C3 E1_H01W0000 arc: CE0 H00L0100 arc: CE2 H00L0100 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: D3 V02S0001 arc: F3 F3_SLICE arc: H00L0100 F3 arc: H01W0000 Q0 arc: H01W0100 Q4 arc: LSR0 V00T0100 arc: LSR1 V00T0100 arc: M0 V00B0000 arc: M4 V00B0100 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR2 LSR1 arc: MUXLSR3 LSR0 arc: N1_V01N0101 Q4 arc: N1_V02N0201 Q0 arc: N1_V02N0401 Q6 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1111000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 .tile R60C7:PLC2 arc: E1_H02E0001 E3_H06W0003 arc: E1_H02E0101 N3_V06S0103 arc: E1_H02E0201 N1_V02S0201 arc: E1_H02E0401 E1_H01W0000 arc: H00R0000 W1_H02E0601 arc: N1_V02N0101 E1_H01W0100 arc: N1_V02N0301 E1_H01W0100 arc: N1_V02N0401 S1_V02N0401 arc: N3_V06N0103 S1_V02N0201 arc: S1_V02S0101 N3_V06S0103 arc: S1_V02S0601 E1_H02W0601 arc: S3_V06S0003 H06W0003 arc: S3_V06S0203 H06W0203 arc: V00B0100 V02S0301 arc: V00T0100 E1_H02W0301 arc: W1_H02W0101 E1_H01W0100 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0701 E1_H01W0100 arc: W3_H06W0203 E1_H02W0701 arc: A2 H02W0701 arc: A3 E1_H01E0001 arc: B2 H00R0000 arc: B3 H01W0100 arc: C2 V02N0401 arc: C3 N1_V01S0100 arc: C6 H02W0401 arc: C7 E1_H02W0401 arc: CE2 V02S0601 arc: CLK0 G_HPBX0000 arc: D2 V02N0001 arc: D3 V00T0100 arc: D6 E1_H02W0201 arc: D7 V00B0000 arc: E1_H01E0001 Q4 arc: E3_H06E0003 Q3 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F7 arc: H01W0100 F2 arc: M4 V00B0100 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V02N0701 F7 arc: N3_V06N0203 F7 arc: S1_V02S0401 F6 arc: S3_V06S0303 F6 arc: V00B0000 F6 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 1111000000000000 word: SLICED.K1.INIT 1111000000000000 word: SLICEB.K0.INIT 0000000001111111 word: SLICEB.K1.INIT 1111101111110011 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ .tile R60C8:PLC2 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0101 E3_H06W0103 arc: E1_H02E0201 V02S0201 arc: E1_H02E0301 N3_V06S0003 arc: E1_H02E0401 V02N0401 arc: E3_H06E0303 V06S0303 arc: H00L0000 H02E0201 arc: H00L0100 H02W0301 arc: H00R0100 V02S0501 arc: N1_V02N0001 N3_V06S0003 arc: N1_V02N0101 E1_H01W0100 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0501 S1_V02N0401 arc: S1_V02S0601 H02W0601 arc: V00B0000 W1_H02E0601 arc: V00T0100 V02N0501 arc: W1_H02W0701 V02N0701 arc: A1 V02N0701 arc: A3 N1_V02S0501 arc: A4 E1_H02W0501 arc: A7 H00R0000 arc: B1 V00T0000 arc: B3 H01W0100 arc: B4 H00L0000 arc: B6 E1_H02W0101 arc: B7 V00B0000 arc: C0 E1_H01W0000 arc: C1 H02E0401 arc: C2 E1_H01W0000 arc: C3 H00R0100 arc: C4 V02N0201 arc: C6 V02S0001 arc: C7 S1_V02N0201 arc: CE3 H02E0101 arc: CLK0 G_HPBX0000 arc: D0 E1_H02W0001 arc: D1 H02W0001 arc: D2 E1_H02W0001 arc: D3 V00T0100 arc: D4 H00L0100 arc: D6 N1_V02S0601 arc: D7 H02W0201 arc: E1_H01E0101 F3 arc: E3_H06E0203 Q4 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0000 Q6 arc: H01W0000 F7 arc: H01W0100 F2 arc: M4 E1_H01E0101 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 F2 arc: N1_V02N0301 F1 arc: N1_V02N0601 Q6 arc: N3_V06N0103 F2 arc: N3_V06N0303 Q6 arc: S1_V02S0201 F0 arc: S1_V02S0401 Q6 arc: S3_V06S0003 F0 arc: S3_V06S0303 Q6 arc: V00T0000 F0 arc: V01S0100 F0 arc: W1_H02W0401 Q6 arc: W3_H06W0103 F2 word: SLICED.K0.INIT 1111001111000000 word: SLICED.K1.INIT 0010011111111111 word: SLICEA.K0.INIT 0000000000001111 word: SLICEA.K1.INIT 1000110000001100 word: SLICEB.K0.INIT 0000111100000000 word: SLICEB.K1.INIT 1000000011001100 word: SLICEC.K0.INIT 1110101011000000 word: SLICEC.K1.INIT 1111111111111111 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R60C9:PLC2 arc: E1_H02E0001 N3_V06S0003 arc: E1_H02E0101 N3_V06S0103 arc: E1_H02E0401 E1_H01W0000 arc: H00R0100 E1_H02W0701 arc: N1_V02N0001 H02E0001 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0701 S1_V02N0601 arc: N3_V06N0103 S1_V02N0101 arc: N3_V06N0303 S1_V02N0501 arc: S3_V06S0103 E3_H06W0103 arc: S3_V06S0203 E3_H06W0203 arc: S3_V06S0303 E3_H06W0303 arc: V00B0000 E1_H02W0601 arc: V00B0100 E1_H02W0701 arc: V00T0100 H02E0301 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0201 V02N0201 arc: W1_H02W0401 V06S0203 arc: W1_H02W0701 E3_H06W0203 arc: W3_H06W0103 E3_H06W0103 arc: W3_H06W0303 E3_H06W0303 arc: A3 V02S0701 arc: A4 E1_H02W0501 arc: B2 H00L0000 arc: B3 H02E0101 arc: B4 E1_H02W0101 arc: C2 V02N0601 arc: C3 H00R0100 arc: C4 V02S0001 arc: C5 V00B0100 arc: CE0 H00R0000 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: D2 V01S0100 arc: D3 H02E0201 arc: D4 W1_H02E0001 arc: D5 V00B0000 arc: E1_H01E0001 F4 arc: E1_H01E0101 Q6 arc: E1_H02E0301 F3 arc: E1_H02E0601 F4 arc: E3_H06E0003 F3 arc: E3_H06E0203 F4 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: H00L0000 Q0 arc: H00R0000 F4 arc: H01W0000 Q5 arc: H01W0100 F2 arc: M0 H02W0601 arc: M6 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F5 arc: N1_V01N0101 Q5 arc: N1_V02N0101 F3 arc: N1_V02N0601 F4 arc: N3_V06N0003 F3 arc: N3_V06N0203 F4 arc: S1_V02S0601 F4 arc: V01S0000 F3 arc: V01S0100 F3 arc: W1_H02W0301 F3 arc: W1_H02W0601 F4 arc: W3_H06W0003 F3 arc: W3_H06W0203 F4 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000001100001111 word: SLICEB.K1.INIT 1000000000000000 word: SLICEC.K0.INIT 1000000000000000 word: SLICEC.K1.INIT 1111000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 .tile R61C10:PLC2 arc: N1_V02N0301 N3_V06S0003 arc: N1_V02N0501 H02E0501 arc: N1_V02N0701 E3_H06W0203 arc: N3_V06N0203 E3_H06W0203 arc: S3_V06S0303 E3_H06W0303 arc: W1_H02W0201 N3_V06S0103 arc: W1_H02W0601 N3_V06S0303 arc: W1_H02W0701 W3_H06E0203 arc: W3_H06W0303 E3_H06W0303 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000001010 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R61C11:PLC2 arc: E1_H02E0001 V01N0001 arc: E1_H02E0301 V02N0301 arc: E1_H02E0401 V01N0001 arc: H00L0100 V02N0101 arc: H00R0100 V02S0501 arc: N1_V02N0101 H02W0101 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0501 S1_V02N0501 arc: N1_V02N0601 S1_V02N0301 arc: V00B0100 S1_V02N0301 arc: V00T0100 S1_V02N0501 arc: W1_H02W0301 W3_H06E0003 arc: W1_H02W0401 W3_H06E0203 arc: W1_H02W0501 W3_H06E0303 arc: W1_H02W0701 E1_H01W0100 arc: B0 V00B0000 arc: B1 V00T0000 arc: C0 H00L0100 arc: C1 E1_H01W0000 arc: CE0 V02S0201 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: D0 V00T0100 arc: D1 V00B0100 arc: E3_H06E0003 Q0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: M6 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK3 CLK0 arc: N1_V02N0001 Q0 arc: S3_V06S0003 Q0 arc: V00B0000 Q6 arc: V00T0000 Q0 arc: V01S0000 Q0 arc: V01S0100 Q0 arc: W3_H06W0103 F1 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 1100111111000000 word: SLICEA.K1.INIT 1100000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 .tile R61C12:PLC2 arc: E1_H02E0401 V02S0401 arc: E1_H02E0501 N3_V06S0303 arc: E1_H02E0601 N3_V06S0303 arc: E3_H06E0003 N1_V01S0000 arc: E3_H06E0103 N3_V06S0103 arc: E3_H06E0203 W3_H06E0103 arc: E3_H06E0303 N3_V06S0303 arc: H00R0000 H02W0601 arc: H00R0100 V02S0501 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0201 N3_V06S0103 arc: N1_V02N0401 H02E0401 arc: N1_V02N0601 N3_V06S0303 arc: N1_V02N0701 N1_V01S0100 arc: V00B0000 S1_V02N0201 arc: B2 V02N0101 arc: C2 H00R0100 arc: C3 H00L0100 arc: CLK0 G_HPBX0000 arc: D2 V02S0001 arc: D3 H00R0000 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: H00L0100 Q3 arc: H01W0000 F2 arc: H01W0100 F2 arc: LSR0 V00B0000 arc: MUXCLK1 CLK0 arc: MUXLSR1 LSR0 arc: N1_V02N0301 Q3 arc: S3_V06S0003 Q3 arc: V01S0100 Q3 arc: W1_H02W0101 Q3 word: SLICEB.K0.INIT 1100000000000000 word: SLICEB.K1.INIT 0000111100000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 .tile R61C13:PLC2 arc: E1_H02E0101 V02S0101 arc: E1_H02E0301 V02S0301 arc: H00L0100 V02S0101 arc: H00R0000 H02E0401 arc: H00R0100 H02E0501 arc: N1_V02N0001 W1_H02E0001 arc: N1_V02N0201 N1_V01S0000 arc: N1_V02N0401 V01N0001 arc: N1_V02N0601 N1_V01S0000 arc: S1_V02S0301 V01N0101 arc: S1_V02S0501 V01N0101 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 H02E0401 arc: V00B0100 S1_V02N0301 arc: V00T0100 W1_H02E0301 arc: W1_H02W0601 V02N0601 arc: B2 H00L0000 arc: B4 V01S0000 arc: C2 W1_H02E0401 arc: C3 N1_V01N0001 arc: C4 V00T0100 arc: C5 E1_H01E0101 arc: CE0 H00R0100 arc: CE1 H00L0100 arc: CE2 H00L0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: D2 H00R0000 arc: D3 H02W0201 arc: D4 S1_V02N0601 arc: D5 H02W0201 arc: E1_H01E0101 Q4 arc: E3_H06E0003 F3 arc: E3_H06E0203 Q4 arc: E3_H06E0303 F5 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: H00L0000 Q0 arc: M0 V00B0000 arc: M6 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q2 arc: N3_V06N0203 Q4 arc: S3_V06S0103 Q2 arc: V01S0000 Q6 arc: W3_H06W0103 Q2 arc: W3_H06W0203 Q4 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 1100111111000000 word: SLICEB.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 1100111111000000 word: SLICEC.K1.INIT 1111000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 .tile R61C14:PLC2 arc: E1_H02E0101 N1_V01S0100 arc: E1_H02E0201 V02N0201 arc: E1_H02E0301 V02N0301 arc: E1_H02E0501 S1_V02N0501 arc: H00L0100 V02N0301 arc: H00R0000 W1_H02E0601 arc: N1_V02N0201 H06W0103 arc: N1_V02N0301 H02E0301 arc: N1_V02N0401 V01N0001 arc: N1_V02N0501 N3_V06S0303 arc: N3_V06N0003 H06E0003 arc: N3_V06N0103 S1_V02N0101 arc: S1_V02S0201 V01N0001 arc: S1_V02S0301 V01N0101 arc: S1_V02S0501 W1_H02E0501 arc: S1_V02S0601 V01N0001 arc: S1_V02S0701 N3_V06S0203 arc: S3_V06S0003 H06E0003 arc: S3_V06S0103 N3_V06S0003 arc: V00B0000 V02N0001 arc: V01S0000 N3_V06S0103 arc: V01S0100 N3_V06S0303 arc: W1_H02W0201 S1_V02N0201 arc: B2 H00L0000 arc: C2 H00L0100 arc: C3 N1_V01N0001 arc: CE0 H00R0000 arc: CE1 H02E0101 arc: CLK0 G_HPBX0000 arc: D2 V02N0001 arc: D3 S1_V02N0201 arc: E1_H02E0001 Q2 arc: E3_H06E0003 F3 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: H00L0000 Q0 arc: M0 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: N1_V01N0001 Q2 arc: W3_H06W0103 Q2 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 1100111111000000 word: SLICEB.K1.INIT 1111000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 .tile R61C15:PLC2 arc: E1_H02E0101 S1_V02N0101 arc: H00L0100 S1_V02N0301 arc: H00R0000 H02W0401 arc: H00R0100 V02S0701 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0201 H06E0103 arc: N1_V02N0301 H06E0003 arc: N1_V02N0501 N3_V06S0303 arc: N1_V02N0601 S1_V02N0301 arc: N1_V02N0701 N1_V01S0100 arc: S1_V02S0001 H02W0001 arc: S1_V02S0401 N3_V06S0203 arc: S1_V02S0501 V01N0101 arc: S3_V06S0003 N1_V01S0000 arc: V00B0100 H02E0501 arc: V00T0100 N1_V02S0701 arc: B6 H02E0301 arc: B7 V00B0000 arc: C1 H00L0000 arc: C6 V00T0100 arc: C7 V02S0201 arc: CE1 H00R0100 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: D1 V02S0001 arc: D6 S1_V02N0601 arc: D7 H00L0100 arc: E3_H06E0203 F7 arc: F1 F1_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: M2 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N1_V02N0401 Q6 arc: N3_V06N0103 Q1 arc: N3_V06N0203 F7 arc: N3_V06N0303 Q6 arc: S3_V06S0203 F7 arc: V00B0000 Q6 arc: W3_H06W0203 F7 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111000000000000 word: SLICED.K0.INIT 1111001111000000 word: SLICED.K1.INIT 1100110011110000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 .tile R61C16:PLC2 arc: E1_H02E0001 V02S0001 arc: E1_H02E0101 V02N0101 arc: E1_H02E0201 W1_H02E0201 arc: E1_H02E0301 W1_H02E0201 arc: E1_H02E0601 V02N0601 arc: H00L0000 V02S0201 arc: H00L0100 V02S0101 arc: H00R0000 H02W0401 arc: H00R0100 S1_V02N0701 arc: N1_V02N0001 H02W0001 arc: N1_V02N0201 N1_V01S0000 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0501 E1_H01W0100 arc: N1_V02N0601 N1_V01S0000 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0201 N3_V06S0103 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0203 H06E0203 arc: V00B0100 V02N0101 arc: V00T0000 H02W0001 arc: V00T0100 E1_H02W0301 arc: W1_H02W0001 N3_V06S0003 arc: W1_H02W0401 N1_V01S0000 arc: B3 H02E0101 arc: B4 W1_H02E0101 arc: B5 V01S0000 arc: C3 V02N0601 arc: C4 V00T0000 arc: C5 V00T0100 arc: CE1 H00R0000 arc: CE2 H00L0000 arc: CLK0 G_HPBX0000 arc: D3 V00B0100 arc: D4 H00L0100 arc: D5 H00R0100 arc: E3_H06E0303 F5 arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0101 Q3 arc: N1_V02N0301 F3 arc: N3_V06N0203 Q4 arc: N3_V06N0303 F5 arc: S3_V06S0303 F5 arc: V01S0000 Q4 arc: W3_H06W0203 Q4 arc: W3_H06W0303 F5 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1111001111000000 word: SLICEC.K0.INIT 1100111111000000 word: SLICEC.K1.INIT 1100110011110000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 .tile R61C17:PLC2 arc: E1_H02E0201 V06N0103 arc: E1_H02E0401 V02N0401 arc: H00L0000 H02E0001 arc: H00R0000 H02E0601 arc: N1_V02N0601 N1_V01S0000 arc: S1_V02S0501 N3_V06S0303 arc: S1_V02S0601 N1_V02S0601 arc: S1_V02S0701 N3_V06S0203 arc: V00B0000 H02W0401 arc: V00B0100 H02W0701 arc: V00T0000 V02S0401 arc: V00T0100 H02E0101 arc: W1_H02W0001 V02N0001 arc: W1_H02W0401 N1_V01S0000 arc: W3_H06W0103 E1_H01W0100 arc: B2 H02E0301 arc: B4 H02E0301 arc: C2 H00L0000 arc: C4 V00B0100 arc: CLK0 G_HPBX0000 arc: D2 V00T0100 arc: D3 H00R0000 arc: D4 V00B0000 arc: D5 V02N0401 arc: E3_H06E0103 Q2 arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: H01W0100 Q0 arc: M0 E1_H02W0601 arc: M2 V00T0000 arc: M4 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N3_V06N0203 Q4 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 1111110000110000 word: SLICEC.K1.INIT 1111111100000000 word: SLICEB.K0.INIT 1111110000110000 word: SLICEB.K1.INIT 1111111100000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 .tile R61C18:PLC2 arc: E1_H02E0001 V06S0003 arc: E1_H02E0301 W1_H02E0201 arc: E1_H02E0601 N1_V01S0000 arc: E1_H02E0701 V06S0203 arc: H00R0100 V02S0701 arc: H01W0100 W3_H06E0303 arc: N1_V02N0201 H02E0201 arc: N1_V02N0301 W1_H02E0301 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0601 N3_V06S0303 arc: N1_V02N0701 N1_V01S0100 arc: S1_V02S0601 E1_H02W0601 arc: S3_V06S0203 H06E0203 arc: V00B0000 V02S0001 arc: V00B0100 V02N0101 arc: V00T0100 N1_V02S0701 arc: W1_H02W0301 N3_V06S0003 arc: W1_H02W0401 V02N0401 arc: W1_H02W0701 W3_H06E0203 arc: B5 V00B0100 arc: C5 H02E0401 arc: CE0 E1_H02W0101 arc: CE1 E1_H02W0101 arc: CE2 H00R0100 arc: CLK0 G_HPBX0000 arc: D5 V02N0401 arc: E1_H01E0001 Q2 arc: F5 F5_SLICE arc: M0 V00T0100 arc: M2 V00B0000 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q6 arc: N1_V01N0101 Q5 arc: N3_V06N0303 F5 arc: V00T0000 Q0 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1111001111000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 .tile R61C19:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0601 E3_H06W0303 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0103 W3_H06E0003 arc: H00L0100 V02S0301 arc: H00R0000 V02N0401 arc: H00R0100 V02N0701 arc: N3_V06N0203 E3_H06W0203 arc: S1_V02S0001 E1_H02W0001 arc: S1_V02S0101 N3_V06S0103 arc: S1_V02S0601 H02E0601 arc: S1_V02S0701 H02E0701 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0303 H06E0303 arc: V00B0000 V02S0201 arc: V00B0100 V02N0101 arc: V00T0100 V02S0701 arc: V01S0100 N3_V06S0303 arc: W1_H02W0601 H01E0001 arc: B0 H02E0301 arc: B3 V02N0301 arc: C0 H00L0100 arc: C3 V02N0601 arc: CE1 H00R0100 arc: CE2 H02W0101 arc: CE3 H02W0101 arc: CLK0 G_HPBX0000 arc: D0 H00R0000 arc: D1 V02N0001 arc: D3 H00R0000 arc: E3_H06E0203 Q4 arc: E3_H06E0303 Q6 arc: F0 F5A_SLICE arc: F3 F3_SLICE arc: M0 V00B0100 arc: M4 V00B0000 arc: M6 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q0 arc: N1_V01N0101 Q3 arc: N3_V06N0003 F3 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1111001111000000 word: SLICEA.K0.INIT 1111110000110000 word: SLICEA.K1.INIT 1111111100000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 .tile R61C20:PLC2 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0301 E1_H01W0100 arc: E1_H02E0401 E3_H06W0203 arc: E1_H02E0701 V06S0203 arc: E3_H06E0103 W3_H06E0003 arc: H00L0000 S1_V02N0201 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0201 H02W0201 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0401 N3_V06S0203 arc: N1_V02N0501 N3_V06S0303 arc: N3_V06N0103 H06E0103 arc: S1_V02S0001 W1_H02E0001 arc: V00T0000 V02N0601 arc: V01S0000 N3_V06S0103 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0401 H01E0001 arc: W1_H02W0601 V06S0303 arc: CE0 S1_V02N0201 arc: CE2 H00L0000 arc: CLK0 G_HPBX0000 arc: E1_H01E0001 Q2 arc: E1_H02E0601 Q6 arc: M0 V00T0000 arc: M2 N1_V01N0001 arc: M4 H02W0401 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q0 arc: V00B0000 Q4 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R61C21:PLC2 arc: E1_H02E0201 V06S0103 arc: E1_H02E0401 E1_H01W0000 arc: E1_H02E0601 E3_H06W0303 arc: E3_H06E0203 W3_H06E0203 arc: H00L0000 E1_H02W0001 arc: H00L0100 V02S0301 arc: H00R0000 W1_H02E0601 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0301 E3_H06W0003 arc: N1_V02N0501 S1_V02N0501 arc: N1_V02N0701 H02W0701 arc: N3_V06N0203 W3_H06E0203 arc: S1_V02S0101 E3_H06W0103 arc: S1_V02S0401 E3_H06W0203 arc: S1_V02S0701 H02E0701 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0203 W3_H06E0203 arc: V00B0000 W1_H02E0601 arc: V00B0100 E1_H02W0501 arc: V00T0000 N1_V02S0401 arc: V00T0100 S1_V02N0701 arc: W1_H02W0001 V06S0003 arc: W1_H02W0201 N3_V06S0103 arc: W1_H02W0401 E1_H02W0401 arc: A2 H00L0100 arc: A3 V02S0501 arc: A4 V02S0301 arc: A6 V02S0101 arc: B2 H00L0000 arc: B3 H00R0000 arc: B4 V00B0100 arc: B6 V00B0000 arc: C2 N1_V01N0001 arc: C3 H00R0100 arc: C4 V00T0100 arc: C5 H02E0601 arc: C6 V00T0100 arc: C7 H01E0001 arc: CE0 H02E0101 arc: CLK0 G_HPBX0000 arc: D2 V00T0100 arc: D3 V00T0100 arc: D4 V02S0601 arc: D5 S1_V02N0401 arc: D6 H00R0100 arc: D7 S1_V02N0601 arc: E1_H01E0101 F3 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0100 F7 arc: H01W0100 Q0 arc: M0 V00T0000 arc: MUXCLK0 CLK0 arc: N1_V01N0001 F5 arc: N1_V02N0001 F2 arc: N1_V02N0601 F6 arc: V01S0100 F4 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 1001001101101100 word: SLICED.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 1001001101101100 word: SLICEC.K1.INIT 1111000000000000 word: SLICEB.K0.INIT 0100110111001111 word: SLICEB.K1.INIT 0100110111001111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ .tile R61C22:PLC2 arc: E1_H02E0601 S1_V02N0601 arc: E1_H02E0701 E1_H01W0100 arc: E3_H06E0003 V06S0003 arc: E3_H06E0303 W3_H06E0303 arc: N1_V02N0101 S1_V02N0001 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0601 V01N0001 arc: N1_V02N0701 V01N0101 arc: S1_V02S0201 E3_H06W0103 arc: S1_V02S0301 E3_H06W0003 arc: S1_V02S0401 W1_H02E0401 arc: S1_V02S0501 E3_H06W0303 arc: S1_V02S0601 E3_H06W0303 arc: S3_V06S0203 E3_H06W0203 arc: S3_V06S0303 W3_H06E0303 arc: V00B0000 V02S0201 arc: V00T0000 V02N0401 arc: V00T0100 W1_H02E0301 arc: W1_H02W0701 H01E0101 arc: CE0 W1_H02E0101 arc: CE2 W1_H02E0101 arc: CLK0 G_HPBX0000 arc: E1_H01E0001 Q6 arc: E1_H01E0101 Q6 arc: H01W0000 Q0 arc: M0 V00B0000 arc: M2 V00T0100 arc: M4 V00T0000 arc: M6 H02E0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q4 arc: V01S0000 Q2 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R61C23:PLC2 arc: E1_H02E0001 E1_H01W0000 arc: E1_H02E0101 E1_H01W0100 arc: E1_H02E0601 V06S0303 arc: E1_H02E0701 E3_H06W0203 arc: H00R0000 S1_V02N0601 arc: H00R0100 S1_V02N0501 arc: H01W0100 E3_H06W0303 arc: N1_V02N0101 V01N0101 arc: N1_V02N0401 V01N0001 arc: N1_V02N0501 H02W0501 arc: N1_V02N0701 H02W0701 arc: N3_V06N0003 H06W0003 arc: S1_V02S0001 E1_H02W0001 arc: S1_V02S0101 H06W0103 arc: S1_V02S0201 W1_H02E0201 arc: S1_V02S0301 E3_H06W0003 arc: S1_V02S0401 H06W0203 arc: S1_V02S0501 H06W0303 arc: S1_V02S0601 W1_H02E0601 arc: S1_V02S0701 H01E0101 arc: S3_V06S0203 N1_V02S0701 arc: S3_V06S0303 H06W0303 arc: V00B0000 E1_H02W0601 arc: V00T0000 E1_H02W0201 arc: V00T0100 S1_V02N0701 arc: W1_H02W0001 E1_H02W0501 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0401 N3_V06S0203 arc: W1_H02W0501 E1_H02W0501 arc: A0 E1_H02W0701 arc: A1 H02E0701 arc: A2 H01E0001 arc: A3 H01E0001 arc: A4 V00B0000 arc: A6 H02E0701 arc: B0 H00R0100 arc: B1 H02W0101 arc: B2 H00R0000 arc: B3 H00R0000 arc: B4 S1_V02N0501 arc: B6 H02W0101 arc: C0 H02W0601 arc: C1 H02W0601 arc: C2 H02W0401 arc: C3 H02W0401 arc: C4 V00T0100 arc: C5 H02E0601 arc: C6 V00T0100 arc: C7 V02S0001 arc: D0 V00B0100 arc: D1 V01S0100 arc: D2 S1_V02N0201 arc: D3 S1_V02N0201 arc: D4 V02S0401 arc: D5 S1_V02N0401 arc: D6 H01W0000 arc: D7 S1_V02N0401 arc: E1_H01E0101 F4 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F7 arc: M2 V00T0000 arc: N1_V01N0001 F5 arc: N1_V01N0101 F2 arc: N1_V02N0001 F0 arc: N1_V02N0301 F1 arc: N1_V02N0601 F6 arc: V00B0100 F5 arc: V01S0100 F7 word: SLICEC.K0.INIT 1001010101101010 word: SLICEC.K1.INIT 1111000000000000 word: SLICED.K0.INIT 1001010101101010 word: SLICED.K1.INIT 1111000000000000 word: SLICEA.K0.INIT 0010101010111111 word: SLICEA.K1.INIT 0010101010111111 word: SLICEB.K0.INIT 0000100000000000 word: SLICEB.K1.INIT 1111011111111111 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ .tile R61C24:PLC2 arc: E1_H02E0401 V02N0401 arc: H00L0100 H02E0101 arc: H00R0000 E1_H02W0601 arc: H01W0000 E3_H06W0103 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0501 V01N0101 arc: N1_V02N0601 E1_H01W0000 arc: S1_V02S0001 N3_V06S0003 arc: S1_V02S0201 N1_V02S0201 arc: S1_V02S0301 E3_H06W0003 arc: S1_V02S0401 E3_H06W0203 arc: S1_V02S0501 E3_H06W0303 arc: S1_V02S0601 V01N0001 arc: S1_V02S0701 H02E0701 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0103 arc: V00B0000 S1_V02N0001 arc: V00T0000 H02E0001 arc: V00T0100 S1_V02N0501 arc: W1_H02W0101 E1_H02W0001 arc: W1_H02W0401 S1_V02N0401 arc: W1_H02W0501 H01E0101 arc: W1_H02W0601 S1_V02N0601 arc: W1_H02W0701 S1_V02N0701 arc: A2 V02N0701 arc: A3 V00T0000 arc: A4 V00T0000 arc: A6 V02N0301 arc: B2 H00R0000 arc: B3 E1_H02W0301 arc: B4 E1_H02W0301 arc: B6 H02W0101 arc: C2 S1_V02N0601 arc: C3 S1_V02N0601 arc: C4 V00T0100 arc: C5 H02W0401 arc: C6 V00T0100 arc: C7 N1_V02S0001 arc: CE0 E1_H02W0101 arc: CLK0 G_HPBX0000 arc: D2 V01S0100 arc: D3 V00B0100 arc: D4 H00R0100 arc: D5 V00B0000 arc: D6 H00L0100 arc: D7 V00B0000 arc: E1_H01E0101 Q0 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0100 F5 arc: H01W0100 F7 arc: M0 H02E0601 arc: MUXCLK0 CLK0 arc: N1_V01N0001 F3 arc: N1_V01N0101 F6 arc: N1_V02N0001 F2 arc: N1_V02N0401 F4 arc: V00B0100 F5 arc: V01S0100 F7 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0010101010111111 word: SLICEB.K1.INIT 0010101010111111 word: SLICED.K0.INIT 1001010101101010 word: SLICED.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 1001010101101010 word: SLICEC.K1.INIT 1111000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 .tile R61C25:PLC2 arc: E1_H01E0101 E3_H06W0203 arc: E1_H02E0201 N1_V01S0000 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0103 V06S0103 arc: H00L0000 V02N0001 arc: H00L0100 N1_V02S0101 arc: H00R0000 H02E0401 arc: N1_V02N0101 S1_V02N0001 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0701 S1_V02N0601 arc: N3_V06N0203 E1_H01W0000 arc: S1_V02S0001 E1_H02W0001 arc: S1_V02S0201 N1_V02S0701 arc: S1_V02S0301 E3_H06W0003 arc: S1_V02S0401 W3_H06E0203 arc: S1_V02S0501 H01E0101 arc: S1_V02S0601 W3_H06E0303 arc: S1_V02S0701 N3_V06S0203 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 W3_H06E0103 arc: S3_V06S0203 W3_H06E0203 arc: V00B0000 H02W0401 arc: V00B0100 V02N0101 arc: V00T0000 V02N0401 arc: W1_H02W0001 E3_H06W0003 arc: W1_H02W0101 E1_H01W0100 arc: W1_H02W0201 E3_H06W0103 arc: W1_H02W0401 V02S0401 arc: W1_H02W0501 E1_H02W0401 arc: W1_H02W0601 E1_H02W0601 arc: W1_H02W0701 E1_H02W0601 arc: W3_H06W0303 E1_H02W0501 arc: A0 H00L0100 arc: A2 S1_V02N0501 arc: A3 V02S0501 arc: A4 V00T0000 arc: A5 V00B0000 arc: A6 H00R0000 arc: A7 H02W0701 arc: B3 H00L0000 arc: B4 V02N0701 arc: B5 V02N0501 arc: B6 S1_V02N0701 arc: B7 V00B0100 arc: CLK0 G_HPBX0000 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q7 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V02N0601 Q6 arc: N3_V06N0103 Q2 arc: N3_V06N0303 Q5 arc: W3_H06W0003 Q3 arc: W3_H06W0203 Q4 word: SLICED.K0.INIT 0110011010101010 word: SLICED.K1.INIT 0110011010101010 word: SLICEC.K0.INIT 0110011010101010 word: SLICEC.K1.INIT 0110011010101010 word: SLICEA.K0.INIT 0000000000001010 word: SLICEA.K1.INIT 1111111111111111 word: SLICEB.K0.INIT 1010101010101010 word: SLICEB.K1.INIT 0110011010101010 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 YES enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R61C26:PLC2 arc: E1_H02E0001 N1_V02S0001 arc: E1_H02E0201 N1_V02S0201 arc: E1_H02E0501 V02S0501 arc: E3_H06E0103 W3_H06E0103 arc: H00L0000 H02W0201 arc: H00R0000 V02N0601 arc: H00R0100 V02N0501 arc: H01W0100 E3_H06W0303 arc: N1_V02N0501 S1_V02N0401 arc: S1_V02S0001 E1_H02W0001 arc: S1_V02S0101 H06W0103 arc: S1_V02S0501 N1_V02S0401 arc: S3_V06S0003 N3_V06S0003 arc: V00B0000 E1_H02W0401 arc: V00B0100 V02S0101 arc: V00T0000 S1_V02N0601 arc: V00T0100 E1_H02W0101 arc: W1_H02W0001 E3_H06W0003 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0301 H01E0101 arc: W1_H02W0401 V02N0401 arc: W1_H02W0601 E3_H06W0303 arc: W1_H02W0701 V02N0701 arc: W3_H06W0103 E1_H02W0201 arc: W3_H06W0203 E1_H01W0000 arc: W3_H06W0303 E1_H02W0601 arc: A0 H00L0000 arc: A1 S1_V02N0701 arc: A2 V00T0000 arc: A3 V01N0101 arc: A4 E1_H02W0701 arc: A5 V00B0000 arc: A6 H00R0000 arc: A7 V00T0100 arc: B0 V01N0001 arc: B1 H00R0100 arc: B2 V02N0301 arc: B3 V02N0101 arc: B4 H02W0101 arc: B5 V00B0100 arc: B6 H02W0301 arc: B7 E1_H02W0301 arc: CLK0 G_HPBX0000 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q5 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V02N0101 Q3 arc: N1_V02N0201 Q2 arc: N1_V02N0701 Q7 arc: N3_V06N0103 Q1 arc: N3_V06N0203 Q4 arc: N3_V06N0303 Q6 arc: W3_H06W0003 Q0 word: SLICEC.K0.INIT 0110011010101010 word: SLICEC.K1.INIT 0110011010101010 word: SLICEB.K0.INIT 0110011010101010 word: SLICEB.K1.INIT 0110011010101010 word: SLICEA.K0.INIT 0110011010101010 word: SLICEA.K1.INIT 0110011010101010 word: SLICED.K0.INIT 0110011010101010 word: SLICED.K1.INIT 0110011010101010 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R61C27:PLC2 arc: E3_H06E0203 W3_H06E0203 arc: H00L0000 H02E0001 arc: H00R0000 S1_V02N0601 arc: N1_V02N0201 H02E0201 arc: S1_V02S0001 E1_H02W0001 arc: S1_V02S0101 N1_V02S0101 arc: S1_V02S0201 W1_H02E0201 arc: S1_V02S0301 E1_H02W0301 arc: S1_V02S0401 N1_V02S0401 arc: S1_V02S0701 N1_V02S0701 arc: S3_V06S0203 W3_H06E0203 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 V02S0001 arc: V00T0000 V02N0401 arc: W1_H02W0001 E1_H02W0001 arc: W1_H02W0101 V01N0101 arc: W1_H02W0201 V02N0201 arc: W1_H02W0301 E1_H02W0201 arc: W1_H02W0601 E1_H02W0601 arc: W3_H06W0303 E1_H01W0100 arc: A0 H00R0000 arc: A1 H02W0501 arc: A2 V00T0000 arc: A3 V02S0501 arc: A4 V00B0000 arc: A5 V02S0301 arc: A6 H02E0501 arc: A7 N1_V01S0100 arc: B0 S1_V02N0301 arc: B1 V02N0301 arc: B2 V01N0001 arc: B3 N1_V02S0301 arc: B4 H00L0000 arc: B5 N1_V01S0000 arc: B6 V02S0701 arc: B7 N1_V02S0501 arc: CLK0 G_HPBX0000 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q7 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N3_V06N0003 Q0 arc: N3_V06N0103 Q1 arc: W1_H02W0401 Q6 arc: W1_H02W0501 Q5 arc: W3_H06W0003 Q3 arc: W3_H06W0103 Q2 arc: W3_H06W0203 Q4 word: SLICEB.K0.INIT 0110011010101010 word: SLICEB.K1.INIT 0110011010101010 word: SLICEA.K0.INIT 0110011010101010 word: SLICEA.K1.INIT 0110011010101010 word: SLICEC.K0.INIT 0110011010101010 word: SLICEC.K1.INIT 0110011010101010 word: SLICED.K0.INIT 0110011010101010 word: SLICED.K1.INIT 0110011010101010 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R61C28:PLC2 arc: E1_H02E0701 V06S0203 arc: E3_H06E0303 W3_H06E0303 arc: H00L0000 V02S0201 arc: H00R0000 V02S0601 arc: H00R0100 V02S0701 arc: S1_V02S0001 W3_H06E0003 arc: S1_V02S0201 N1_V02S0701 arc: S1_V02S0301 N1_V01S0100 arc: S1_V02S0501 N3_V06S0303 arc: S1_V02S0601 N1_V02S0601 arc: S1_V02S0701 N1_V02S0701 arc: S3_V06S0303 W3_H06E0303 arc: V00B0000 V02N0001 arc: V00B0100 V02S0101 arc: V00T0000 V02S0401 arc: V00T0100 N1_V02S0501 arc: W1_H02W0001 E1_H01W0000 arc: W1_H02W0101 V01N0101 arc: W1_H02W0301 V02N0301 arc: W1_H02W0401 V02N0401 arc: W1_H02W0501 S1_V02N0501 arc: W1_H02W0701 V02N0701 arc: A0 H00R0000 arc: A1 H00L0000 arc: A2 V00T0000 arc: A3 V02N0501 arc: A4 V00B0000 arc: A5 E1_H02W0501 arc: A6 H02W0501 arc: A7 V00T0100 arc: B0 N1_V02S0301 arc: B1 V02S0301 arc: B2 H00R0100 arc: B3 V02N0101 arc: B4 E1_H02W0301 arc: B5 E1_H02W0101 arc: B6 V02S0501 arc: B7 V00B0100 arc: CLK0 G_HPBX0000 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0100 Q7 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: S3_V06S0003 Q3 arc: W1_H02W0201 Q2 arc: W1_H02W0601 Q6 arc: W3_H06W0003 Q0 arc: W3_H06W0103 Q1 arc: W3_H06W0203 Q4 arc: W3_H06W0303 Q5 word: SLICED.K0.INIT 0110011010101010 word: SLICED.K1.INIT 0110011010101010 word: SLICEB.K0.INIT 0110011010101010 word: SLICEB.K1.INIT 0110011010101010 word: SLICEA.K0.INIT 0110011010101010 word: SLICEA.K1.INIT 0110011010101010 word: SLICEC.K0.INIT 0110011010101010 word: SLICEC.K1.INIT 0110011010101010 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R61C29:PLC2 arc: H00L0000 V02S0001 arc: H00R0000 V02S0401 arc: H00R0100 V02S0701 arc: N1_V02N0601 S1_V02N0301 arc: V00B0000 V02S0201 arc: V00T0000 N1_V02S0601 arc: W1_H02W0201 V02N0201 arc: W1_H02W0301 E1_H01W0100 arc: W1_H02W0501 E1_H02W0401 arc: W3_H06W0203 E1_H01W0000 arc: A0 H00R0000 arc: A1 H00L0000 arc: A2 S1_V02N0501 arc: A3 N1_V02S0501 arc: A4 V00B0000 arc: A5 V00T0000 arc: A6 V02S0301 arc: A7 V02N0101 arc: B0 H00R0100 arc: B1 V02S0101 arc: B2 N1_V02S0301 arc: CLK0 G_HPBX0000 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q7 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: V01S0000 Q3 arc: V01S0100 Q4 arc: W1_H02W0001 Q2 arc: W1_H02W0601 Q6 arc: W3_H06W0003 Q0 arc: W3_H06W0103 Q1 arc: W3_H06W0303 Q5 word: SLICEC.K0.INIT 1010101010101010 word: SLICEC.K1.INIT 1010101010101010 word: SLICEB.K0.INIT 0110011010101010 word: SLICEB.K1.INIT 1010101010101010 word: SLICEA.K0.INIT 0110011010101010 word: SLICEA.K1.INIT 0110011010101010 word: SLICED.K0.INIT 1010101010101010 word: SLICED.K1.INIT 1010101010101010 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R61C2:PLC2 arc: E1_H02E0101 E3_H06W0103 arc: E1_H02E0301 V02N0301 arc: H00R0000 V02N0601 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0601 S1_V02N0601 arc: N1_V02N0701 E3_H06W0203 arc: N3_V06N0203 E3_H06W0203 arc: V00B0000 H02W0401 arc: V00B0100 V02N0101 arc: V00T0000 S1_V02N0601 arc: V00T0100 V02N0501 arc: A1 V02S0701 arc: A4 N1_V01S0100 arc: A5 Q5 arc: A7 V00T0100 arc: B1 V00B0000 arc: B4 N1_V01S0000 arc: B5 V02N0701 arc: B7 V00T0000 arc: C1 V02S0401 arc: C4 V02S0001 arc: C5 F4 arc: C6 S1_V02N0001 arc: C7 V00B0100 arc: CLK0 G_HPBX0000 arc: D1 H00R0000 arc: D4 V02N0601 arc: D5 H00L0100 arc: D6 H02E0201 arc: D7 V02S0601 arc: F1 F1_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 F1 arc: H01W0000 F6 arc: H01W0100 Q7 arc: LSR0 H02W0501 arc: LSR1 H02W0501 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR2 LSR0 arc: MUXLSR3 LSR1 arc: N1_V01N0001 Q5 arc: S1_V02S0101 F1 arc: S1_V02S0501 Q5 arc: S1_V02S0601 F4 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1000000000000000 word: SLICEC.K0.INIT 0000000100000000 word: SLICEC.K1.INIT 1100111000001010 word: SLICED.K0.INIT 0000000000001111 word: SLICED.K1.INIT 0000101100000001 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET SET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 .tile R61C30:PLC2 arc: E1_H02E0301 V06S0003 arc: H00R0000 N1_V02S0601 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0601 S1_V02N0601 arc: S1_V02S0201 E1_H01W0000 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 V02S0001 arc: V00T0000 N1_V02S0401 arc: W1_H02W0101 V02S0101 arc: W1_H02W0301 V02N0301 arc: W1_H02W0501 N1_V01S0100 arc: A0 H00R0000 arc: A1 V02S0501 arc: A2 V00B0000 arc: A3 V02N0501 arc: A4 H02W0701 arc: A5 V00T0000 arc: A6 W1_H02E0701 arc: A7 S1_V02N0301 arc: CLK0 G_HPBX0000 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q5 arc: H01W0100 Q4 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: V01S0000 Q2 arc: V01S0100 Q3 arc: W3_H06W0003 Q0 arc: W3_H06W0103 Q1 arc: W3_H06W0203 Q7 arc: W3_H06W0303 Q6 word: SLICED.K0.INIT 1010101010101010 word: SLICED.K1.INIT 1010101010101010 word: SLICEC.K0.INIT 1010101010101010 word: SLICEC.K1.INIT 1010101010101010 word: SLICEA.K0.INIT 1010101010101010 word: SLICEA.K1.INIT 1010101010101010 word: SLICEB.K0.INIT 1010101010101010 word: SLICEB.K1.INIT 1010101010101010 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R61C31:PLC2 arc: E1_H02E0601 V06S0303 arc: H00L0000 N1_V02S0001 arc: H01W0000 W3_H06E0103 arc: S1_V02S0301 H02E0301 arc: S3_V06S0003 W3_H06E0003 arc: V00B0100 N1_V02S0101 arc: V01S0100 N3_V06S0303 arc: W1_H02W0401 V02S0401 arc: W1_H02W0701 N1_V01S0100 arc: A0 H00L0000 arc: A1 V02S0501 arc: CE3 V02S0601 arc: CLK0 G_HPBX0000 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: M4 V00B0000 arc: M6 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: V00B0000 Q6 arc: W3_H06W0003 Q0 arc: W3_H06W0103 Q1 arc: W3_H06W0203 Q4 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 1010101010101010 word: SLICEA.K1.INIT 1010101010101010 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000001010 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R61C32:PLC2 arc: H00L0000 V02S0201 arc: S1_V02S0401 N3_V06S0203 arc: S3_V06S0103 W3_H06E0103 arc: S3_V06S0203 N1_V02S0401 arc: S3_V06S0303 N1_V02S0501 arc: V00T0100 V02S0501 arc: CE1 V02S0201 arc: CE2 H00L0000 arc: CLK0 G_HPBX0000 arc: M0 V00B0000 arc: M2 H02E0601 arc: M4 V00T0100 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: V00B0000 Q4 arc: V00T0000 Q2 arc: W3_H06W0003 Q0 arc: W3_H06W0303 Q6 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R61C33:PLC2 arc: E3_H06E0303 W3_H06E0203 arc: S1_V02S0001 N1_V02S0501 arc: S1_V02S0501 N1_V02S0401 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 E1_H01W0100 arc: S3_V06S0203 W3_H06E0203 .tile R61C34:PLC2 arc: E3_H06E0303 W3_H06E0303 arc: H01W0100 W3_H06E0303 .tile R61C36:PLC2 arc: S3_V06S0303 H06E0303 .tile R61C37:PLC2 arc: S3_V06S0303 H06E0303 .tile R61C39:PLC2 arc: E3_H06E0303 W3_H06E0303 arc: S3_V06S0303 W3_H06E0303 .tile R61C3:PLC2 arc: E1_H02E0001 N1_V01S0000 arc: E1_H02E0201 V02S0201 arc: E1_H02E0501 N1_V02S0501 arc: H00L0000 H02W0201 arc: H00L0100 H02W0301 arc: H00R0100 E1_H02W0701 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 E1_H02W0301 arc: S1_V02S0601 H02W0601 arc: S3_V06S0303 E3_H06W0303 arc: V00B0000 V02S0001 arc: V00B0100 H02W0701 arc: V00T0000 E1_H02W0201 arc: W1_H02W0401 V02S0401 arc: W1_H02W0501 N1_V02S0501 arc: A0 H00L0100 arc: A1 H00L0100 arc: A2 H00L0100 arc: A3 H00L0100 arc: A4 N1_V01S0100 arc: A5 V02N0101 arc: B0 E1_H01W0100 arc: B1 E1_H01W0100 arc: B2 E1_H01W0100 arc: B3 E1_H01W0100 arc: B4 E1_H02W0101 arc: B5 H02E0101 arc: B7 V01S0000 arc: C0 H00L0000 arc: C1 H00L0000 arc: C2 H00L0000 arc: C3 H00L0000 arc: C4 V00T0000 arc: C5 W1_H02E0401 arc: C6 E1_H01E0101 arc: C7 V00T0100 arc: CLK1 G_HPBX0000 arc: D0 V00B0100 arc: D1 V00B0100 arc: D2 V00B0100 arc: D3 V00B0100 arc: D4 V02N0401 arc: D5 H00R0100 arc: D6 V02S0401 arc: D7 V02S0401 arc: E1_H01E0101 Q0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F5D_SLICE arc: LSR1 H02E0301 arc: M6 V00B0000 arc: MUXCLK0 CLK1 arc: MUXCLK1 CLK1 arc: N1_V01N0001 Q2 arc: N1_V02N0601 F6 arc: V00T0100 Q1 arc: V01S0000 Q3 word: SLICED.K0.INIT 1111111100001111 word: SLICED.K1.INIT 0011001100001111 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK .tile R61C40:PLC2 arc: E3_H06E0003 W3_H06E0303 arc: S3_V06S0303 W3_H06E0303 .tile R61C42:PLC2 arc: S3_V06S0303 H06E0303 .tile R61C43:PLC2 arc: S3_V06S0003 H06E0003 .tile R61C45:PLC2 arc: S3_V06S0303 W3_H06E0303 .tile R61C4:PLC2 arc: H00R0000 V02N0401 arc: N1_V02N0201 H02W0201 arc: N1_V02N0501 E1_H01W0100 arc: S1_V02S0301 E1_H01W0100 arc: S1_V02S0601 E1_H01W0000 arc: S3_V06S0303 E3_H06W0303 arc: W1_H02W0601 N3_V06S0303 arc: A1 H00R0000 arc: B1 Q1 arc: B2 H00R0000 arc: C0 H00L0100 arc: C1 H00L0000 arc: C2 H00L0000 arc: C3 H00R0100 arc: C4 V00B0100 arc: C5 V00B0100 arc: C7 V02N0001 arc: CLK0 G_HPBX0000 arc: D0 H02E0001 arc: D1 V00T0100 arc: D2 V00T0100 arc: D3 H02E0201 arc: D4 E1_H01W0100 arc: D5 H02E0201 arc: D7 H01W0000 arc: E1_H01E0001 F4 arc: E1_H01E0101 Q2 arc: E1_H02E0001 F0 arc: E1_H02E0201 Q2 arc: E1_H02E0501 Q5 arc: E1_H02E0701 Q7 arc: E3_H06E0203 F4 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: H00L0100 Q1 arc: H00R0100 Q5 arc: H01W0000 F3 arc: H01W0100 F7 arc: LSR0 H02E0501 arc: LSR1 H02E0501 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR1 LSR0 arc: MUXLSR2 LSR0 arc: MUXLSR3 LSR1 arc: N1_V01N0001 F7 arc: N1_V01N0101 F1 arc: N1_V02N0001 F2 arc: N1_V02N0701 F5 arc: S1_V02S0001 F0 arc: S1_V02S0101 F3 arc: S1_V02S0201 Q2 arc: S1_V02S0501 Q5 arc: S1_V02S0701 Q7 arc: V00B0100 Q5 arc: V00T0100 F3 arc: V01S0000 Q7 arc: V01S0100 Q7 arc: W1_H02W0201 F2 arc: W1_H02W0301 F1 arc: W1_H02W0701 F5 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000111111110000 word: SLICEC.K0.INIT 0000111111110000 word: SLICEC.K1.INIT 0000111111110000 word: SLICEA.K0.INIT 0000111111110000 word: SLICEA.K1.INIT 0110110011001100 word: SLICEB.K0.INIT 0011110011110000 word: SLICEB.K1.INIT 1111000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 .tile R61C5:PLC2 arc: E1_H02E0001 S1_V02N0001 arc: H00R0100 H02E0501 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0101 E1_H02W0101 arc: S1_V02S0001 V01N0001 arc: S1_V02S0201 E3_H06W0103 arc: S1_V02S0601 H01E0001 arc: S1_V02S0701 H02E0701 arc: V00B0100 H02E0701 arc: W1_H02W0701 E1_H02W0701 arc: A0 E1_H01E0001 arc: A2 E1_H01E0001 arc: A6 H00L0000 arc: A7 V00T0100 arc: B0 V02N0101 arc: B2 V02N0101 arc: B3 H01W0100 arc: B6 H01E0101 arc: B7 V01S0000 arc: C0 H00R0100 arc: C1 H00L0100 arc: C2 H00L0000 arc: C3 N1_V01N0001 arc: C4 E1_H01E0101 arc: C5 V00T0000 arc: C6 E1_H01E0101 arc: C7 V00B0100 arc: CLK0 G_HPBX0000 arc: D0 V00B0100 arc: D1 V02N0201 arc: D2 V02N0201 arc: D3 V02N0201 arc: D4 H01W0000 arc: D5 H02E0201 arc: D6 H02E0001 arc: D7 H00R0100 arc: E1_H01E0001 Q1 arc: E1_H01E0101 F7 arc: E3_H06E0003 F0 arc: E3_H06E0203 F4 arc: E3_H06E0303 F6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: H00L0100 Q1 arc: H01W0000 F5 arc: H01W0100 Q1 arc: LSR0 H02W0501 arc: LSR1 H02W0501 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXLSR0 LSR0 arc: MUXLSR1 LSR1 arc: N1_V01N0001 Q3 arc: S1_V02S0101 Q3 arc: S1_V02S0501 F5 arc: V00T0000 Q2 arc: V00T0100 Q3 arc: V01S0000 Q1 arc: V01S0100 Q3 arc: W1_H02W0101 Q3 arc: W1_H02W0201 Q2 arc: W1_H02W0301 Q1 word: SLICEB.K0.INIT 0111100011110000 word: SLICEB.K1.INIT 0011110011110000 word: SLICEC.K0.INIT 1111000000001111 word: SLICEC.K1.INIT 1111000000001111 word: SLICEA.K0.INIT 0110001110011100 word: SLICEA.K1.INIT 0000111111110000 word: SLICED.K0.INIT 0010101111010100 word: SLICED.K1.INIT 0111000101010000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ .tile R61C6:PLC2 arc: H00R0000 H02W0601 arc: N1_V02N0301 E1_H02W0301 arc: S1_V02S0301 H06W0003 arc: S1_V02S0401 H02W0401 arc: V00T0000 H02W0201 arc: V00T0100 S1_V02N0501 arc: W1_H02W0501 N1_V02S0501 arc: A2 V00B0000 arc: B2 V02N0101 arc: C2 E1_H01W0000 arc: CE3 H00R0000 arc: CLK0 G_HPBX0000 arc: D2 V02S0001 arc: E3_H06E0103 Q2 arc: F2 F5B_SLICE arc: M2 V00T0100 arc: M6 V00T0000 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: V00B0000 Q6 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 1110101011000000 word: SLICEB.K1.INIT 1111111111111111 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R61C7:PLC2 arc: E1_H02E0301 N3_V06S0003 arc: E1_H02E0401 V01N0001 arc: H00R0000 V02S0601 arc: H00R0100 H02W0701 arc: N1_V02N0001 W1_H02E0001 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0401 E1_H01W0000 arc: N1_V02N0501 E1_H01W0100 arc: N1_V02N0601 N3_V06S0303 arc: S1_V02S0201 E1_H02W0201 arc: S3_V06S0303 H06W0303 arc: V00B0100 V02N0101 arc: V00T0000 H02W0201 arc: V00T0100 H02W0101 arc: W1_H02W0201 E3_H06W0103 arc: W1_H02W0401 N3_V06S0203 arc: W1_H02W0601 V02S0601 arc: W1_H02W0701 E3_H06W0203 arc: W3_H06W0103 E3_H06W0103 arc: W3_H06W0203 E3_H06W0103 arc: A3 V00B0000 arc: A7 N1_V01N0101 arc: B3 V02N0301 arc: B7 V02N0501 arc: C2 H00R0100 arc: C3 H00L0000 arc: C7 E1_H01E0101 arc: CE0 H00R0000 arc: CE2 V02S0601 arc: CLK0 G_HPBX0000 arc: D2 V00B0100 arc: D3 E1_H02W0201 arc: D7 E1_H02W0201 arc: E1_H01E0101 F2 arc: E1_H02E0201 F2 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F7 F7_SLICE arc: H00L0000 F2 arc: H01W0000 F2 arc: M0 V00T0100 arc: M4 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0101 Q0 arc: N3_V06N0103 F2 arc: N3_V06N0203 F7 arc: V00B0000 Q4 arc: W1_H02W0001 F2 arc: W1_H02W0101 F3 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0001010100111111 word: SLICEB.K0.INIT 1111000000000000 word: SLICEB.K1.INIT 0001010100111111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 .tile R61C8:PLC2 arc: E1_H02E0601 V01N0001 arc: H00L0000 S1_V02N0001 arc: H00R0000 V02N0601 arc: N1_V02N0201 H02E0201 arc: N1_V02N0501 N3_V06S0303 arc: N1_V02N0701 V01N0101 arc: S1_V02S0101 H06W0103 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0501 N1_V01S0100 arc: S1_V02S0601 E1_H02W0601 arc: W1_H02W0101 V02N0101 arc: W1_H02W0201 E3_H06W0103 arc: W1_H02W0301 N3_V06S0003 arc: W1_H02W0701 N1_V01S0100 arc: W3_H06W0103 E3_H06W0103 arc: W3_H06W0203 E3_H06W0103 arc: A1 E1_H01E0001 arc: A5 E1_H01W0000 arc: B1 V02N0301 arc: B3 S1_V02N0101 arc: B5 V01S0000 arc: C1 F4 arc: C2 H00L0000 arc: C3 N1_V01N0001 arc: C4 V02S0201 arc: C5 F4 arc: CE3 V02S0601 arc: CLK0 G_HPBX0000 arc: D1 H02W0201 arc: D2 H00R0000 arc: D3 V01S0100 arc: D4 S1_V02N0601 arc: D5 H02E0201 arc: E1_H01E0001 Q6 arc: E1_H01E0101 F4 arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: H01W0000 F4 arc: H01W0100 F3 arc: M6 H02E0401 arc: MUXCLK0 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F2 arc: N1_V02N0101 Q1 arc: N1_V02N0401 F4 arc: N3_V06N0103 F2 arc: N3_V06N0203 F4 arc: N3_V06N0303 F5 arc: S3_V06S0203 F4 arc: V01S0000 F2 arc: V01S0100 F4 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1110101011000000 word: SLICEC.K0.INIT 1111000000000000 word: SLICEC.K1.INIT 0001001101011111 word: SLICEB.K0.INIT 0000000000001111 word: SLICEB.K1.INIT 1100000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.A1MUX 1 .tile R61C9:PLC2 arc: H00L0100 W1_H02E0301 arc: H00R0000 E1_H02W0401 arc: H00R0100 H02W0701 arc: N1_V02N0001 N1_V01S0000 arc: N1_V02N0201 H02W0201 arc: N1_V02N0601 H02E0601 arc: S1_V02S0001 N1_V01S0000 arc: S1_V02S0101 H01E0101 arc: S1_V02S0201 H02W0201 arc: S1_V02S0701 E1_H02W0701 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 E3_H06W0203 arc: V00B0000 V02N0201 arc: V00B0100 E1_H02W0501 arc: W1_H02W0201 N1_V01S0000 arc: W3_H06W0003 N3_V06S0003 arc: W3_H06W0303 E3_H06W0203 arc: A0 H00L0100 arc: B2 H00R0100 arc: B3 E1_H02W0301 arc: B4 H00R0000 arc: B5 V00B0100 arc: B6 V00B0000 arc: E1_H02E0501 F5 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: H01W0000 F2 arc: N1_V02N0301 F3 arc: N1_V02N0401 F6 arc: N3_V06N0203 F4 word: SLICED.K0.INIT 1001011010101010 word: SLICED.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 0011110000000000 word: SLICEC.K1.INIT 0011110000000000 word: SLICEB.K0.INIT 0011110000000000 word: SLICEB.K1.INIT 0011110000000000 word: SLICEA.K0.INIT 0000000000001010 word: SLICEA.K1.INIT 1111111111111111 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 YES enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R62C10:PLC2 arc: H00L0000 N1_V02S0001 arc: H00R0100 H02W0501 arc: N1_V02N0101 H02W0101 arc: N1_V02N0501 H06E0303 arc: N1_V02N0601 H01E0001 arc: S1_V02S0001 H02W0001 arc: S1_V02S0101 W1_H02E0101 arc: S1_V02S0201 N3_V06S0103 arc: V00B0000 S1_V02N0001 arc: V00B0100 V02N0101 arc: V00T0100 W1_H02E0301 arc: W1_H02W0101 N1_V02S0101 arc: W1_H02W0501 V06S0303 arc: A7 N1_V01N0101 arc: B7 V00B0000 arc: C6 V00T0000 arc: C7 H02E0601 arc: CE1 H00L0000 arc: CE2 H00R0100 arc: CLK0 G_HPBX0000 arc: D6 H02E0001 arc: D7 H02E0001 arc: F6 F5D_SLICE arc: H01W0100 Q4 arc: M2 E1_H02W0601 arc: M4 V00B0100 arc: M6 V00T0100 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q2 arc: N3_V06N0303 Q6 arc: V00T0000 Q2 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 1111000000000000 word: SLICED.K1.INIT 1011111000111100 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 .tile R62C11:PLC2 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0101 E1_H01W0100 arc: E1_H02E0201 N1_V01S0000 arc: E1_H02E0401 V06S0203 arc: E1_H02E0501 N1_V01S0100 arc: E3_H06E0203 N3_V06S0203 arc: H00L0000 N1_V02S0001 arc: H00L0100 N1_V02S0101 arc: H00R0000 V02N0401 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0501 N1_V01S0100 arc: N3_V06N0003 E3_H06W0003 arc: N3_V06N0103 S1_V02N0101 arc: N3_V06N0303 S1_V02N0601 arc: S1_V02S0001 E1_H02W0001 arc: S1_V02S0201 N1_V01S0000 arc: S1_V02S0401 N1_V01S0000 arc: S1_V02S0601 N1_V01S0000 arc: S1_V02S0701 H02W0701 arc: S3_V06S0003 E3_H06W0003 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 E3_H06W0303 arc: V00T0000 H02W0201 arc: V01S0000 N3_V06S0103 arc: W1_H02W0001 N3_V06S0003 arc: W1_H02W0501 N1_V02S0501 arc: W1_H02W0601 N1_V01S0000 arc: W3_H06W0003 E3_H06W0303 arc: W3_H06W0103 E3_H06W0003 arc: A0 H00R0000 arc: B0 E1_H02W0301 arc: C0 V02N0601 arc: CE1 S1_V02N0201 arc: CLK0 G_HPBX0000 arc: D0 E1_H02W0001 arc: E1_H02E0301 Q3 arc: E3_H06E0003 Q3 arc: F0 F5A_SLICE arc: F1 FXA_SLICE arc: F2 F5B_SLICE arc: F3 FXB_SLICE arc: F4 F5C_SLICE arc: F5 FXC_SLICE arc: F6 F5D_SLICE arc: LSR0 V00T0000 arc: M0 V00T0100 arc: M1 H00L0000 arc: M2 V00T0100 arc: M3 H00L0100 arc: M4 V00T0100 arc: M5 H00L0000 arc: M6 V00T0100 arc: MUXCLK1 CLK0 arc: MUXLSR1 LSR0 arc: N1_V01N0001 Q3 arc: N1_V02N0101 Q3 arc: N1_V02N0301 Q3 arc: S1_V02S0101 Q3 arc: V00T0100 Q3 arc: W1_H02W0101 Q3 word: SLICEA.K0.INIT 0011001100110111 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R62C12:PLC2 arc: E1_H02E0001 V01N0001 arc: E1_H02E0501 V02N0501 arc: E1_H02E0601 E1_H01W0000 arc: N1_V02N0001 N3_V06S0003 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0201 N3_V06S0103 arc: N1_V02N0601 N3_V06S0303 arc: N1_V02N0701 N3_V06S0203 arc: S1_V02S0001 H02W0001 arc: S1_V02S0601 E1_H01W0000 arc: S1_V02S0701 E1_H02W0701 arc: V00B0000 H02E0401 arc: V00T0000 V02N0601 arc: W1_H02W0201 V02N0201 arc: W1_H02W0601 S1_V02N0601 arc: W1_H02W0701 N1_V01S0100 arc: A1 H02E0501 arc: A3 H02E0501 arc: B1 V02N0101 arc: B3 V02N0301 arc: B5 H02E0101 arc: C1 V02N0401 arc: C3 V02N0401 arc: C4 V00T0100 arc: C5 V01N0101 arc: CLK0 G_HPBX0000 arc: D1 H02W0001 arc: D3 H02W0001 arc: D4 V00B0000 arc: D5 V00B0000 arc: E1_H01E0001 Q1 arc: F0 F5A_SLICE arc: F1 FXA_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: H00R0000 F4 arc: H01W0100 Q1 arc: LSR0 V00T0000 arc: M0 E1_H02W0601 arc: M1 H00R0000 arc: M2 E1_H02W0601 arc: MUXCLK0 CLK0 arc: MUXLSR0 LSR0 arc: S1_V02S0401 F4 arc: S1_V02S0501 F5 arc: V00T0100 Q1 arc: V01S0000 F4 arc: V01S0100 Q1 word: SLICEC.K0.INIT 0000111111110000 word: SLICEC.K1.INIT 0000111100111100 word: SLICEB.K0.INIT 1111111111111111 word: SLICEB.K1.INIT 1010101010101011 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0101010101010100 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 .tile R62C13:PLC2 arc: E1_H02E0101 N1_V02S0101 arc: E1_H02E0301 N1_V02S0301 arc: E1_H02E0401 H01E0001 arc: E1_H02E0501 W3_H06E0303 arc: E1_H02E0601 W1_H02E0301 arc: H00L0000 W1_H02E0001 arc: H00L0100 S1_V02N0101 arc: H00R0000 H02W0401 arc: H00R0100 V02S0501 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0501 H02W0501 arc: N1_V02N0601 V01N0001 arc: S1_V02S0401 E1_H01W0000 arc: S1_V02S0501 E1_H01W0100 arc: S1_V02S0601 E1_H02W0601 arc: S1_V02S0701 N3_V06S0203 arc: V00B0000 S1_V02N0001 arc: V01S0100 N3_V06S0303 arc: W1_H02W0001 E1_H01W0000 arc: W1_H02W0301 V01N0101 arc: B3 H00L0000 arc: C1 H00R0100 arc: C3 E1_H02W0601 arc: CE1 H00R0000 arc: CLK0 G_HPBX0000 arc: D1 W1_H02E0001 arc: D3 S1_V02N0201 arc: D5 W1_H02E0001 arc: D7 W1_H02E0001 arc: E3_H06E0003 F3 arc: F0 F5A_SLICE arc: F1 FXA_SLICE arc: F2 F5B_SLICE arc: F3 FXB_SLICE arc: F4 F5C_SLICE arc: F5 FXC_SLICE arc: F6 F5D_SLICE arc: H01W0000 F3 arc: LSR0 H02E0501 arc: M0 V00B0000 arc: M1 H00L0100 arc: M2 V00B0000 arc: M3 W1_H02E0201 arc: M4 V00B0000 arc: M5 H00L0100 arc: M6 V00B0000 arc: MUXCLK1 CLK0 arc: MUXLSR1 LSR0 arc: N1_V01N0001 Q3 arc: N1_V02N0301 F3 arc: S3_V06S0003 F3 word: SLICEA.K0.INIT 1111111111111111 word: SLICEA.K1.INIT 1111000011111111 word: SLICEB.K0.INIT 1111111111111111 word: SLICEB.K1.INIT 1111001100110011 word: SLICEC.K0.INIT 1111111111111111 word: SLICEC.K1.INIT 0000000011111111 word: SLICED.K0.INIT 1111111111111111 word: SLICED.K1.INIT 0000000011111111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET SET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 .tile R62C14:PLC2 arc: H00L0100 H02E0301 arc: H00R0000 V02N0601 arc: H00R0100 V02S0501 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0001 N1_V01S0000 arc: N1_V02N0301 H06E0003 arc: N1_V02N0401 H06E0203 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0601 V01N0001 arc: N1_V02N0701 N3_V06S0203 arc: N3_V06N0303 S1_V02N0601 arc: S1_V02S0001 N3_V06S0003 arc: S1_V02S0501 N1_V01S0100 arc: S1_V02S0601 N3_V06S0303 arc: S1_V02S0701 N1_V02S0701 arc: S3_V06S0003 H06W0003 arc: S3_V06S0303 H06W0303 arc: V00B0000 N1_V02S0001 arc: V00B0100 N1_V02S0301 arc: V00T0000 E1_H02W0001 arc: V00T0100 V02S0701 arc: W1_H02W0401 V06S0203 arc: W1_H02W0601 S1_V02N0601 arc: W1_H02W0701 N3_V06S0203 arc: A0 H00L0100 arc: B0 V00B0000 arc: B1 V02N0101 arc: B2 V02S0301 arc: B4 V00B0100 arc: B5 V01S0000 arc: C0 N1_V01S0100 arc: C1 W1_H02E0601 arc: C2 H02E0601 arc: C3 H00L0000 arc: C4 V00T0100 arc: C5 H02E0401 arc: CE0 H00R0000 arc: CE1 H02E0101 arc: CE2 V02N0601 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: D0 V02S0201 arc: D1 V02N0201 arc: D2 E1_H02W0001 arc: D3 V02N0201 arc: D4 V02S0601 arc: D5 W1_H02E0001 arc: E1_H01E0001 F0 arc: E3_H06E0003 F3 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: H00L0000 Q2 arc: H01W0000 F1 arc: H01W0100 F4 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q6 arc: N1_V02N0201 Q0 arc: N3_V06N0003 Q0 arc: N3_V06N0103 F1 arc: N3_V06N0203 Q4 arc: S1_V02S0201 F0 arc: S3_V06S0103 Q2 arc: V01S0000 Q4 arc: V01S0100 F0 arc: W1_H02W0501 F5 arc: W3_H06W0003 Q0 arc: W3_H06W0103 Q2 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 1100111111000000 word: SLICEB.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 1100000000000000 word: SLICEC.K1.INIT 0011001100110000 word: SLICEA.K0.INIT 1000000000000000 word: SLICEA.K1.INIT 1100000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 .tile R62C15:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: H00R0100 V02S0501 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0001 V01N0001 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0501 N3_V06S0303 arc: N1_V02N0601 W1_H02E0601 arc: N3_V06N0003 W3_H06E0003 arc: S1_V02S0501 W1_H02E0501 arc: V00B0100 V02N0301 arc: W1_H02W0601 H01E0001 arc: C1 H00R0100 arc: C5 S1_V02N0201 arc: D1 V00B0100 arc: D5 V01N0001 arc: F1 F1_SLICE arc: F5 F5_SLICE arc: S3_V06S0103 F1 arc: S3_V06S0303 F5 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1111000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 .tile R62C16:PLC2 arc: E1_H02E0201 V06S0103 arc: E1_H02E0701 V02N0701 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0601 S1_V02N0301 arc: S1_V02S0301 H06E0003 arc: S3_V06S0203 H01E0001 arc: W1_H02W0001 S1_V02N0001 .tile R62C17:PLC2 arc: E1_H02E0101 S1_V02N0101 arc: H00R0100 H02E0701 arc: N1_V02N0001 W3_H06E0003 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0601 S3_V06N0303 arc: S1_V02S0001 N1_V02S0001 arc: S1_V02S0401 V01N0001 arc: V00B0100 H02E0701 arc: V00T0000 H02E0201 arc: V00T0100 E1_H02W0301 arc: B3 V02N0301 arc: B5 S1_V02N0701 arc: C3 V02S0601 arc: C5 V00T0100 arc: CLK0 G_HPBX0000 arc: D3 V00B0100 arc: D5 H00R0100 arc: E1_H02E0201 Q0 arc: E3_H06E0003 F3 arc: E3_H06E0303 F5 arc: F3 F3_SLICE arc: F5 F5_SLICE arc: LSR0 H02W0501 arc: M0 V00T0000 arc: MUXCLK0 CLK0 arc: MUXLSR0 LSR0 arc: N1_V02N0201 Q0 arc: N3_V06N0003 Q0 arc: N3_V06N0303 F5 arc: S3_V06S0003 F3 arc: S3_V06S0303 F5 arc: W1_H02W0301 F3 arc: W3_H06W0003 F3 arc: W3_H06W0303 F5 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1100110011110000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1100110011110000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 .tile R62C18:PLC2 arc: E1_H02E0401 N3_V06S0203 arc: E1_H02E0601 N3_V06S0303 arc: E1_H02E0701 N1_V02S0701 arc: N1_V02N0101 S1_V02N0001 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0601 N3_V06S0303 arc: N3_V06N0003 S1_V02N0001 arc: S1_V02S0401 N1_V02S0401 arc: S1_V02S0601 E1_H02W0601 arc: V00B0000 N1_V02S0201 arc: V00B0100 N1_V02S0301 arc: V00T0000 V02S0601 arc: V00T0100 N1_V02S0501 arc: W1_H02W0101 S1_V02N0101 arc: W1_H02W0201 N3_V06S0103 arc: W1_H02W0501 V02N0501 arc: CE0 V02N0201 arc: CE1 V02N0201 arc: CE2 E1_H02W0101 arc: CE3 E1_H02W0101 arc: CLK0 G_HPBX0000 arc: E3_H06E0003 Q0 arc: E3_H06E0103 Q2 arc: E3_H06E0203 Q4 arc: E3_H06E0303 Q6 arc: M0 V00B0100 arc: M2 V00T0100 arc: M4 V00B0000 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R62C19:PLC2 arc: E3_H06E0103 W1_H02E0201 arc: H00L0000 V02N0001 arc: H00R0000 H02E0401 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0101 W1_H02E0101 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0601 S1_V02N0601 arc: N1_V02N0701 H02E0701 arc: S1_V02S0201 N3_V06S0103 arc: V00B0000 V02S0001 arc: V00B0100 S1_V02N0101 arc: V00T0000 N1_V02S0401 arc: W1_H02W0301 N1_V01S0100 arc: A3 V02S0701 arc: B3 V02S0101 arc: C3 H00L0000 arc: CE0 H02W0101 arc: CE2 H02W0101 arc: CE3 H02W0101 arc: CLK0 G_HPBX0000 arc: D3 H00R0000 arc: E1_H02E0401 Q6 arc: E3_H06E0203 Q4 arc: F3 F3_SLICE arc: M0 V00B0000 arc: M4 V00B0100 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: S1_V02S0001 Q0 arc: S1_V02S0101 F3 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1001000000001001 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 .tile R62C20:PLC2 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0101 V02N0101 arc: E1_H02E0401 V02N0401 arc: E3_H06E0103 W3_H06E0003 arc: N1_V02N0201 H02W0201 arc: N1_V02N0401 N3_V06S0203 arc: N1_V02N0601 N3_V06S0303 arc: N1_V02N0701 E1_H02W0701 arc: S1_V02S0201 N1_V02S0201 arc: S1_V02S0301 N3_V06S0003 arc: S1_V02S0401 N1_V01S0000 arc: V00B0000 V02S0001 arc: V00B0100 S1_V02N0101 arc: W1_H02W0101 V02N0101 arc: W1_H02W0601 N1_V01S0000 arc: CE0 V02N0201 arc: CE2 S1_V02N0601 arc: CE3 S1_V02N0601 arc: CLK0 G_HPBX0000 arc: E1_H01E0101 Q2 arc: E3_H06E0203 Q4 arc: E3_H06E0303 Q6 arc: M0 W1_H02E0601 arc: M2 V00T0000 arc: M4 V00B0000 arc: M6 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: V00T0000 Q0 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R62C21:PLC2 arc: E1_H02E0301 H01E0101 arc: E1_H02E0401 E1_H01W0000 arc: E1_H02E0501 W1_H02E0401 arc: E1_H02E0701 S1_V02N0701 arc: N1_V02N0101 V01N0101 arc: N1_V02N0301 N1_V01S0100 arc: N1_V02N0401 V01N0001 arc: N1_V02N0501 S1_V02N0501 arc: N1_V02N0701 S1_V02N0601 arc: V00T0000 H02E0001 arc: V00T0100 V02S0701 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0301 S1_V02N0301 arc: W1_H02W0401 S1_V02N0401 arc: CE0 H02E0101 arc: CE1 H02E0101 arc: CE3 H02E0101 arc: CLK0 G_HPBX0000 arc: E1_H01E0001 Q4 arc: E1_H01E0101 Q0 arc: E1_H02E0601 Q4 arc: E3_H06E0103 Q2 arc: M0 V00T0000 arc: M2 V00T0100 arc: M4 V00B0000 arc: M6 H02E0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: V00B0000 Q6 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R62C22:PLC2 arc: E1_H02E0301 H01E0101 arc: E1_H02E0601 N1_V01S0000 arc: E1_H02E0701 E1_H01W0100 arc: H00L0000 V02S0201 arc: H00L0100 V02N0101 arc: H00R0000 H02E0601 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0301 V01N0101 arc: N1_V02N0401 N3_V06S0203 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0601 S1_V02N0601 arc: N1_V02N0701 S1_V02N0701 arc: N3_V06N0303 S1_V02N0501 arc: S1_V02S0201 H06E0103 arc: S1_V02S0601 V01N0001 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 V02S0201 arc: V00B0100 H02E0701 arc: V00T0000 N1_V02S0401 arc: V00T0100 N1_V02S0701 arc: W1_H02W0701 N3_V06S0203 arc: A2 V00T0000 arc: A3 H01E0001 arc: A4 V00T0000 arc: A6 H00R0000 arc: B2 H02W0101 arc: B3 H00L0000 arc: B4 H02W0101 arc: B6 V00B0000 arc: C2 H00R0100 arc: C3 H02E0401 arc: C4 V02N0201 arc: C5 E1_H02W0601 arc: C6 V02N0201 arc: C7 V00B0100 arc: CLK0 G_HPBX0000 arc: D2 V02N0201 arc: D3 V02N0201 arc: D4 H00R0100 arc: D5 H00L0100 arc: D6 H01W0000 arc: D7 H00L0100 arc: E1_H01E0101 F3 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0100 F5 arc: H01W0000 F7 arc: M0 V00T0100 arc: MUXCLK0 CLK0 arc: N1_V01N0001 F6 arc: N1_V01N0101 F4 arc: N1_V02N0201 F2 arc: V01S0000 Q0 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 1001001101101100 word: SLICED.K1.INIT 1111000000000000 word: SLICEB.K0.INIT 0100110111001111 word: SLICEB.K1.INIT 0100110111001111 word: SLICEC.K0.INIT 1001001101101100 word: SLICEC.K1.INIT 1111000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 .tile R62C23:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0001 W1_H02E0501 arc: E1_H02E0201 E1_H01W0000 arc: E1_H02E0401 V02N0401 arc: E1_H02E0501 E1_H01W0100 arc: E1_H02E0601 W1_H02E0301 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0103 W3_H06E0003 arc: H00L0000 V02N0001 arc: H00R0000 S1_V02N0401 arc: H01W0100 E3_H06W0303 arc: N1_V02N0101 S1_V02N0101 arc: N1_V02N0301 H01E0101 arc: N1_V02N0501 V01N0101 arc: N1_V02N0701 H02W0701 arc: N3_V06N0003 W3_H06E0003 arc: N3_V06N0303 W3_H06E0303 arc: S1_V02S0201 V01N0001 arc: S3_V06S0003 W3_H06E0003 arc: S3_V06S0103 H06E0103 arc: S3_V06S0303 W3_H06E0303 arc: V00B0000 V02S0201 arc: V00T0000 S1_V02N0401 arc: W1_H02W0101 V02S0101 arc: A2 H02E0701 arc: A3 E1_H01E0001 arc: A4 H02E0701 arc: A6 E1_H02W0701 arc: B2 V02N0301 arc: B3 H00R0000 arc: B4 H00L0000 arc: B6 V00T0000 arc: C2 S1_V02N0601 arc: C3 S1_V02N0601 arc: C4 S1_V02N0001 arc: C5 E1_H02W0601 arc: C6 S1_V02N0001 arc: C7 H02E0601 arc: CE0 N1_V02S0201 arc: CLK0 G_HPBX0000 arc: D2 V01S0100 arc: D3 V00B0100 arc: D4 H00R0100 arc: D5 V02N0401 arc: D6 H01W0000 arc: D7 V02N0401 arc: E1_H01E0101 F6 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0100 F5 arc: H01W0000 F7 arc: M0 V00B0000 arc: MUXCLK0 CLK0 arc: N1_V01N0001 F3 arc: N1_V01N0101 F4 arc: N1_V02N0201 F2 arc: V00B0100 F7 arc: V01S0000 Q0 arc: V01S0100 F5 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 1001010101101010 word: SLICED.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 1001010101101010 word: SLICEC.K1.INIT 1111000000000000 word: SLICEB.K0.INIT 0010101010111111 word: SLICEB.K1.INIT 0010101010111111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ .tile R62C24:PLC2 arc: E1_H02E0001 N1_V02S0001 arc: E1_H02E0201 W3_H06E0103 arc: E1_H02E0301 V06S0003 arc: E1_H02E0401 W3_H06E0203 arc: E1_H02E0601 W1_H02E0301 arc: E1_H02E0701 W3_H06E0203 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0103 W3_H06E0003 arc: E3_H06E0303 W3_H06E0303 arc: H00L0000 S1_V02N0001 arc: H00R0000 V02S0401 arc: H00R0100 V02S0701 arc: H01W0100 E3_H06W0303 arc: N1_V02N0101 H02W0101 arc: N1_V02N0301 E3_H06W0003 arc: N1_V02N0401 E1_H01W0000 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0701 E3_H06W0203 arc: S1_V02S0201 V01N0001 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 H02E0401 arc: V00B0100 V02N0301 arc: V00T0000 V02S0401 arc: V00T0100 V02N0501 arc: W1_H02W0601 S1_V02N0601 arc: W1_H02W0701 H01E0101 arc: A1 H02W0501 arc: A2 V02S0501 arc: A3 H02E0501 arc: A4 H02W0501 arc: A6 H02E0501 arc: B1 V00T0000 arc: B2 H00L0000 arc: B3 H00R0100 arc: B4 H00R0000 arc: B6 V02S0701 arc: C1 V02N0601 arc: C2 V02N0601 arc: C3 V02N0601 arc: C4 V00T0100 arc: C5 S1_V02N0201 arc: C6 V00T0100 arc: C7 H02E0601 arc: D1 V01S0100 arc: D2 V00B0100 arc: D3 H02E0201 arc: D4 V02S0601 arc: D5 V00B0000 arc: D6 H01W0000 arc: D7 V00B0000 arc: E1_H01E0001 F1 arc: E1_H01E0101 F4 arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F7 arc: N1_V01N0001 F5 arc: N1_V01N0101 F3 arc: N1_V02N0001 F2 arc: N1_V02N0601 F6 arc: V01S0100 F5 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0100110011011111 word: SLICEB.K0.INIT 0010101010111111 word: SLICEB.K1.INIT 0100110011011111 word: SLICED.K0.INIT 1001001101101100 word: SLICED.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 1001001101101100 word: SLICEC.K1.INIT 1111000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 .tile R62C25:PLC2 arc: E1_H02E0101 E1_H01W0100 arc: E1_H02E0201 V02S0201 arc: E1_H02E0301 V02N0301 arc: E1_H02E0401 W3_H06E0203 arc: E1_H02E0601 V02S0601 arc: E1_H02E0701 W3_H06E0203 arc: H00L0000 S1_V02N0001 arc: H00L0100 V02N0101 arc: H00R0100 H02W0701 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0301 V01N0101 arc: N1_V02N0601 H01E0001 arc: S3_V06S0103 N1_V02S0201 arc: V00B0000 H02W0401 arc: V00B0100 V02N0101 arc: V00T0000 E1_H02W0001 arc: W1_H02W0101 H01E0101 arc: W1_H02W0501 E3_H06W0303 arc: W1_H02W0601 S1_V02N0601 arc: W1_H02W0701 E1_H02W0701 arc: B0 N1_V02S0101 arc: B1 H00R0100 arc: B2 V02N0301 arc: B3 N1_V02S0101 arc: B4 V02S0501 arc: B5 H02E0301 arc: B6 V00B0000 arc: B7 V02S0501 arc: C0 H02E0601 arc: C1 H00L0000 arc: C2 E1_H02W0601 arc: C3 H02E0601 arc: C4 E1_H02W0401 arc: C5 V00T0000 arc: C6 S1_V02N0001 arc: C7 E1_H02W0401 arc: D0 H02E0001 arc: D1 V00B0100 arc: D2 V02S0201 arc: D3 H02E0001 arc: D4 W1_H02E0001 arc: D5 V02S0401 arc: D6 H00L0100 arc: D7 W1_H02E0001 arc: E1_H01E0001 F6 arc: E1_H01E0101 F2 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F0 arc: N1_V02N0101 F3 arc: N1_V02N0401 F4 arc: N1_V02N0501 F7 arc: N1_V02N0701 F5 arc: V01S0100 F1 word: SLICED.K0.INIT 1100001100111100 word: SLICED.K1.INIT 1111110011000000 word: SLICEA.K0.INIT 1100001100111100 word: SLICEA.K1.INIT 1111110011000000 word: SLICEB.K0.INIT 1100001100111100 word: SLICEB.K1.INIT 1111110011000000 word: SLICEC.K0.INIT 1100001100111100 word: SLICEC.K1.INIT 1111110011000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 .tile R62C26:PLC2 arc: E1_H02E0001 N1_V02S0001 arc: E1_H02E0201 S1_V02N0201 arc: E1_H02E0301 W1_H02E0201 arc: E1_H02E0401 N1_V02S0401 arc: E1_H02E0601 V06S0303 arc: E1_H02E0701 W1_H02E0701 arc: H00L0000 V02N0001 arc: H00L0100 H02E0101 arc: H00R0000 W1_H02E0401 arc: H00R0100 V02N0501 arc: H01W0100 W3_H06E0303 arc: N1_V02N0401 H01E0001 arc: N1_V02N0601 E1_H02W0601 arc: N1_V02N0701 H01E0101 arc: S1_V02S0001 V01N0001 arc: S1_V02S0201 H02W0201 arc: S1_V02S0301 E1_H02W0301 arc: S1_V02S0701 E1_H02W0701 arc: S3_V06S0003 H06E0003 arc: S3_V06S0103 H06E0103 arc: V00B0000 V02N0001 arc: V00T0000 E1_H02W0201 arc: V00T0100 N1_V02S0701 arc: W1_H02W0401 W3_H06E0203 arc: W1_H02W0501 V01N0101 arc: W1_H02W0701 W3_H06E0203 arc: B0 E1_H01W0100 arc: B1 S1_V02N0101 arc: B2 V02N0301 arc: B3 E1_H01W0100 arc: B4 H00L0000 arc: B5 H02E0301 arc: B6 S1_V02N0501 arc: B7 V00B0000 arc: C0 E1_H01W0000 arc: C1 H02E0601 arc: C2 N1_V02S0601 arc: C3 E1_H01W0000 arc: C4 V00T0000 arc: C5 S1_V02N0001 arc: C6 H02E0601 arc: C7 V00T0000 arc: D0 V00T0100 arc: D1 V02N0201 arc: D2 H00R0000 arc: D3 V00T0100 arc: D4 H00L0100 arc: D5 H02E0201 arc: D6 H00R0100 arc: D7 H00L0100 arc: E1_H01E0001 F4 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: N1_V01N0001 F5 arc: N1_V01N0101 F2 arc: N1_V02N0101 F3 arc: N1_V02N0301 F1 arc: N1_V02N0501 F7 arc: V01S0000 F0 arc: V01S0100 F6 word: SLICEA.K0.INIT 1100001100111100 word: SLICEA.K1.INIT 1111110011000000 word: SLICED.K0.INIT 1100001100111100 word: SLICED.K1.INIT 1111110011000000 word: SLICEB.K0.INIT 1100001100111100 word: SLICEB.K1.INIT 1111110011000000 word: SLICEC.K0.INIT 1100001100111100 word: SLICEC.K1.INIT 1111110011000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 .tile R62C27:PLC2 arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0701 W1_H02E0701 arc: H00L0000 E1_H02W0001 arc: H00L0100 H02E0301 arc: H00R0000 V02N0401 arc: H00R0100 H02E0701 arc: H01W0000 W3_H06E0103 arc: N1_V02N0201 H01E0001 arc: N1_V02N0301 V01N0101 arc: S1_V02S0001 H06E0003 arc: S1_V02S0201 H06E0103 arc: S1_V02S0501 H06E0303 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 H02E0601 arc: V00B0100 V02S0101 arc: V00T0000 H02E0001 arc: V00T0100 H02E0301 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0201 V02N0201 arc: W1_H02W0401 E1_H02W0401 arc: W1_H02W0601 S1_V02N0601 arc: W1_H02W0701 E1_H02W0601 arc: B2 H00L0000 arc: B3 S1_V02N0101 arc: B4 V02N0501 arc: B5 H00R0000 arc: B6 S1_V02N0701 arc: B7 V02N0701 arc: C2 W1_H02E0401 arc: C3 H02E0401 arc: C4 V00B0100 arc: C5 V02N0001 arc: C6 H02E0401 arc: C7 V02S0201 arc: CE0 V02N0201 arc: CLK0 G_HPBX0000 arc: D2 H02W0001 arc: D3 V00T0100 arc: D4 V00B0000 arc: D5 H02E0201 arc: D6 H00L0100 arc: D7 H00R0100 arc: E1_H01E0001 F2 arc: E1_H01E0101 F6 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0100 Q0 arc: M0 V00T0000 arc: MUXCLK0 CLK0 arc: N1_V01N0001 F5 arc: N1_V01N0101 F7 arc: N1_V02N0101 F3 arc: N1_V02N0401 F4 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 1100001100111100 word: SLICEC.K1.INIT 1111110011000000 word: SLICEB.K0.INIT 1100001100111100 word: SLICEB.K1.INIT 1111110011000000 word: SLICED.K0.INIT 1100001100111100 word: SLICED.K1.INIT 1111110011000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 .tile R62C28:PLC2 arc: E1_H02E0101 V06S0103 arc: E1_H02E0301 V02S0301 arc: E1_H02E0401 V06S0203 arc: E1_H02E0501 S1_V02N0501 arc: E1_H02E0601 V02S0601 arc: H00L0000 V02N0001 arc: H00L0100 V02N0101 arc: H00R0100 V02S0701 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0401 H01E0001 arc: N1_V02N0501 E1_H01W0100 arc: N1_V02N0701 H01E0101 arc: V00B0000 N1_V02S0001 arc: V00B0100 H02E0701 arc: V00T0000 H02W0001 arc: V00T0100 V02N0701 arc: W1_H02W0001 S1_V02N0001 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0301 E1_H02W0301 arc: W1_H02W0701 E1_H02W0701 arc: B2 V01N0001 arc: B3 H01W0100 arc: B6 V01S0000 arc: B7 V00T0000 arc: C2 H00L0000 arc: C3 N1_V01N0001 arc: C6 E1_H01E0101 arc: C7 V00B0100 arc: CE0 H00L0100 arc: CE2 H00L0100 arc: CLK0 G_HPBX0000 arc: D2 E1_H02W0201 arc: D3 V02S0201 arc: D6 H00R0100 arc: D7 S1_V02N0401 arc: E1_H01E0001 F7 arc: E1_H01E0101 Q4 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0100 Q0 arc: M0 V00T0100 arc: M4 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0001 Q4 arc: N1_V01N0101 F2 arc: N1_V02N0301 F3 arc: V01S0000 Q0 arc: W1_H02W0601 F6 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 1100001100111100 word: SLICED.K1.INIT 1111110011000000 word: SLICEB.K0.INIT 1100001100111100 word: SLICEB.K1.INIT 1111110011000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 .tile R62C29:PLC2 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0103 W3_H06E0103 arc: H00R0000 H02E0601 arc: H00R0100 V02N0701 arc: N1_V02N0101 H02E0101 arc: N1_V02N0201 H01E0001 arc: S3_V06S0003 W3_H06E0003 arc: S3_V06S0103 W3_H06E0103 arc: V00B0000 W1_H02E0401 arc: V00B0100 H02E0501 arc: V00T0100 N1_V02S0501 arc: W1_H02W0601 N1_V01S0000 arc: W3_H06W0003 N1_V01S0000 arc: W3_H06W0303 N1_V01S0100 arc: B0 V02N0101 arc: B1 H02E0301 arc: C0 E1_H01W0000 arc: C1 H02E0401 arc: CE1 H00R0100 arc: CE2 H00R0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: D0 E1_H02W0201 arc: D1 H00R0000 arc: E1_H01E0101 F1 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: H01W0100 F0 arc: M2 V00B0000 arc: M4 V00B0100 arc: M6 V00T0100 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: V01S0000 Q4 arc: V01S0100 Q4 arc: W1_H02W0001 Q2 arc: W1_H02W0401 Q6 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 1100001100111100 word: SLICEA.K1.INIT 1111110011000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 .tile R62C2:PLC2 arc: E1_H02E0101 E3_H06W0103 arc: H00L0100 V02S0101 arc: H00R0000 V02S0601 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0301 H06W0003 arc: V00B0000 E1_H02W0401 arc: V00T0100 V02N0701 arc: A0 V02S0501 arc: A1 E1_H01E0001 arc: A6 V00T0100 arc: A7 Q7 arc: B0 V00B0000 arc: B1 V00T0000 arc: B4 H02E0101 arc: B6 S1_V02N0701 arc: B7 V00T0000 arc: C0 N1_V01N0001 arc: C1 E1_H02W0601 arc: C4 N1_V02S0201 arc: C5 E1_H01E0101 arc: C6 S1_V02N0001 arc: C7 F6 arc: CLK0 G_HPBX0000 arc: D0 H00R0000 arc: D1 V01S0100 arc: D4 V02S0601 arc: D5 H01W0000 arc: D6 V02N0401 arc: D7 H00L0100 arc: E1_H01E0001 Q4 arc: E1_H01E0101 Q4 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F6 arc: H01W0100 Q4 arc: LSR0 H02W0501 arc: LSR1 H02W0501 arc: M4 E1_H02W0401 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR0 arc: MUXLSR2 LSR1 arc: MUXLSR3 LSR1 arc: N1_V01N0001 F1 arc: N1_V02N0001 Q0 arc: N1_V02N0201 Q0 arc: N1_V02N0501 Q7 arc: N1_V02N0601 F6 arc: N1_V02N0701 Q7 arc: V00T0000 Q0 arc: V01S0000 Q0 arc: V01S0100 F6 word: SLICEA.K0.INIT 1000111100001111 word: SLICEA.K1.INIT 0101111100110011 word: SLICED.K0.INIT 0001000000000000 word: SLICED.K1.INIT 1100000011101010 word: SLICEC.K0.INIT 1111110011001100 word: SLICEC.K1.INIT 0000000011110000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET SET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 .tile R62C30:PLC2 arc: H00R0000 N1_V02S0601 arc: H00R0100 V02N0701 arc: N1_V02N0501 V01N0101 arc: S1_V02S0101 N3_V06S0103 arc: S1_V02S0501 N3_V06S0303 arc: V00B0000 V02S0201 arc: V00B0100 S1_V02N0101 arc: V00T0100 N1_V02S0701 arc: W1_H02W0101 H01E0101 arc: W1_H02W0201 W3_H06E0103 arc: W1_H02W0301 N1_V01S0100 arc: W1_H02W0701 N1_V01S0100 arc: W3_H06W0003 N1_V01S0000 arc: W3_H06W0203 N1_V01S0000 arc: W3_H06W0303 E1_H01W0100 arc: B2 H00R0000 arc: B3 H00L0000 arc: C2 V02N0601 arc: C3 N1_V01N0001 arc: CE0 H00R0100 arc: CE2 H00R0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: D2 V02N0001 arc: D3 V02N0201 arc: E1_H01E0001 Q6 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: H00L0000 Q0 arc: H01W0000 Q0 arc: M0 V00T0100 arc: M4 V00B0100 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q6 arc: N1_V02N0301 F3 arc: V01S0100 Q4 arc: W1_H02W0001 F2 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 1100001100111100 word: SLICEB.K1.INIT 1111110011000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 .tile R62C31:PLC2 arc: H00R0100 V02N0701 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0303 N1_V01S0100 arc: V00B0100 V02S0301 arc: W1_H02W0201 H01E0001 arc: CE0 H00R0100 arc: CE1 H00R0100 arc: CLK0 G_HPBX0000 arc: H01W0100 Q4 arc: M0 H02W0601 arc: M2 V00B0100 arc: M4 V00T0000 arc: M6 N1_V01N0101 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q0 arc: V00T0000 Q2 arc: W3_H06W0303 Q6 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R62C32:PLC2 arc: S3_V06S0003 H06E0003 arc: S3_V06S0103 H06E0103 arc: W1_H02W0601 N1_V02S0601 .tile R62C3:PLC2 arc: E1_H02E0301 E3_H06W0003 arc: E1_H02E0601 V02N0601 arc: N1_V02N0101 H02E0101 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0601 H06W0303 arc: N3_V06N0003 E3_H06W0003 arc: W1_H02W0501 V06N0303 .tile R62C4:PLC2 arc: E1_H02E0001 V02S0001 arc: E1_H02E0201 V02N0201 arc: E1_H02E0301 V01N0101 arc: E1_H02E0601 V01N0001 arc: H00L0100 V02S0101 arc: H00R0000 V02S0601 arc: H00R0100 H02W0701 arc: N1_V02N0001 N1_V01S0000 arc: N1_V02N0101 E1_H01W0100 arc: N1_V02N0301 H02E0301 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0601 E1_H02W0601 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0601 H02E0601 arc: S3_V06S0203 N1_V02S0401 arc: V00B0000 V02S0201 arc: V00B0100 N1_V02S0301 arc: V00T0000 E1_H02W0001 arc: V00T0100 V02S0701 arc: W1_H02W0101 E1_H02W0101 arc: W1_H02W0401 E1_H01W0000 arc: W1_H02W0601 E1_H01W0000 arc: W3_H06W0103 E1_H02W0101 arc: A0 V02S0501 arc: A1 V02S0501 arc: A3 V02S0501 arc: A7 N1_V01S0100 arc: B0 V02S0301 arc: B1 V02S0301 arc: B3 V02S0301 arc: B7 V00B0000 arc: C0 H00R0100 arc: C1 H00R0100 arc: C3 H00R0100 arc: C7 V02S0001 arc: CLK0 G_HPBX0000 arc: D0 V00B0100 arc: D1 V00B0100 arc: D3 V00B0100 arc: D7 H00L0100 arc: E1_H02E0401 Q6 arc: F0 F5A_SLICE arc: F1 FXA_SLICE arc: F2 F5B_SLICE arc: F6 F5D_SLICE arc: LSR1 V00T0000 arc: M0 V00T0100 arc: M1 H00R0000 arc: M2 V00T0100 arc: M6 N1_V01N0101 arc: MUXCLK3 CLK0 arc: MUXLSR3 LSR1 arc: N1_V01N0101 F1 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000001000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1000011100001111 word: SLICEA.K0.INIT 0010010000001001 word: SLICEA.K1.INIT 0100000010010000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ .tile R62C5:PLC2 arc: E1_H02E0201 V02S0201 arc: E1_H02E0501 V02N0501 arc: H00L0100 V02S0101 arc: H00R0100 V02S0701 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0201 E1_H01W0000 arc: S3_V06S0003 E3_H06W0003 arc: S3_V06S0103 E3_H06W0103 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 W1_H02E0601 arc: V00T0000 H02W0001 arc: V00T0100 V02S0501 arc: W1_H02W0401 N1_V01S0000 arc: W1_H02W0701 N1_V01S0100 arc: W3_H06W0003 E1_H01W0000 arc: A3 H00L0100 arc: A5 V02N0301 arc: B1 Q1 arc: B3 H00R0100 arc: B5 H02E0301 arc: B6 E1_H02W0301 arc: C1 V02N0401 arc: C3 V02S0601 arc: C4 V02N0201 arc: C5 W1_H02E0601 arc: C6 H02E0401 arc: C7 V01N0101 arc: CLK0 G_HPBX0000 arc: D1 V00B0100 arc: D3 H02E0001 arc: D4 V00B0000 arc: D5 V01N0001 arc: D6 F2 arc: D7 V02N0601 arc: E1_H01E0001 Q1 arc: E1_H02E0001 F2 arc: E1_H02E0101 Q1 arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F7 arc: H01W0100 F6 arc: LSR0 V00T0000 arc: M2 V00T0100 arc: MUXCLK0 CLK0 arc: MUXLSR0 LSR0 arc: N1_V01N0001 F5 arc: N1_V02N0601 F6 arc: N3_V06N0303 F6 arc: S1_V02S0301 Q1 arc: S1_V02S0401 F4 arc: S1_V02S0701 F5 arc: V00B0100 F5 arc: V01S0000 F6 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111111100001100 word: SLICED.K0.INIT 0011001111110000 word: SLICED.K1.INIT 0000000000001111 word: SLICEC.K0.INIT 0000111100000000 word: SLICEC.K1.INIT 0000000001000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000001001 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 .tile R62C6:PLC2 arc: E1_H02E0101 N1_V02S0101 arc: E1_H02E0601 E1_H01W0000 arc: H00L0100 V02S0301 arc: H00R0000 V02S0401 arc: N1_V02N0001 E1_H01W0000 arc: N1_V02N0101 S1_V02N0001 arc: N1_V02N0201 E1_H02W0201 arc: S1_V02S0001 V01N0001 arc: S1_V02S0201 V01N0001 arc: S1_V02S0301 V01N0101 arc: V00B0100 S1_V02N0301 arc: V00T0000 V02N0401 arc: V00T0100 H02E0101 arc: W1_H02W0001 V02N0001 arc: W1_H02W0201 H01E0001 arc: W1_H02W0601 E1_H01W0000 arc: A3 E1_H01E0001 arc: A5 V00T0100 arc: B3 H00R0000 arc: B5 V00B0100 arc: B6 F1 arc: C1 N1_V01N0001 arc: C2 H02W0401 arc: C3 H00L0100 arc: C5 W1_H02E0601 arc: C6 H02W0601 arc: C7 V02N0201 arc: CE2 E1_H02W0101 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: D1 H02E0001 arc: D2 H02E0201 arc: D3 F2 arc: D5 W1_H02E0201 arc: D6 H02E0201 arc: D7 V00B0000 arc: E1_H01E0001 Q3 arc: E1_H01E0101 Q6 arc: E1_H02E0001 F2 arc: E1_H02E0401 F4 arc: E3_H06E0103 F1 arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0100 F7 arc: H01W0000 F6 arc: LSR0 H02E0501 arc: LSR1 H02E0501 arc: M4 V00T0000 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR1 LSR0 arc: MUXLSR2 LSR1 arc: MUXLSR3 LSR1 arc: N1_V01N0001 Q6 arc: N1_V02N0401 F6 arc: N1_V02N0601 Q4 arc: V00B0000 F6 arc: W1_H02W0101 Q3 arc: W3_H06W0303 F6 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111000000000000 word: SLICED.K0.INIT 0011000000000000 word: SLICED.K1.INIT 0000111111110000 word: SLICEB.K0.INIT 1111000000000000 word: SLICEB.K1.INIT 0011001010101010 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000001 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 .tile R62C7:PLC2 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0201 S1_V02N0201 arc: E1_H02E0401 N3_V06S0203 arc: E1_H02E0601 V06S0303 arc: E1_H02E0701 E1_H01W0100 arc: H00L0100 N1_V02S0101 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0501 S1_V02N0401 arc: N3_V06N0103 E1_H01W0100 arc: S1_V02S0401 N1_V02S0401 arc: S1_V02S0501 H02W0501 arc: S1_V02S0601 V01N0001 arc: S1_V02S0701 N1_V02S0601 arc: V00B0000 H02W0601 arc: W1_H02W0301 H01E0101 arc: W1_H02W0401 N1_V02S0401 arc: W1_H02W0601 E1_H02W0301 arc: B6 V00T0000 arc: B7 V01S0000 arc: C1 N1_V01N0001 arc: C6 E1_H02W0401 arc: C7 H02E0401 arc: CE1 H02E0101 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: D1 E1_H02W0001 arc: D6 V00B0000 arc: D7 H02E0001 arc: E1_H01E0101 F7 arc: E3_H06E0303 Q6 arc: F1 F1_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q6 arc: M2 H02W0601 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N3_V06N0303 Q6 arc: S3_V06S0103 F1 arc: V00T0000 Q2 arc: V01S0000 Q6 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111000000000000 word: SLICED.K0.INIT 1100111111000000 word: SLICED.K1.INIT 1111110011110000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 .tile R62C8:PLC2 arc: E1_H02E0001 W1_H02E0001 arc: E1_H02E0101 N3_V06S0103 arc: E1_H02E0301 N1_V01S0100 arc: E1_H02E0401 N1_V02S0401 arc: E1_H02E0501 N3_V06S0303 arc: H00R0000 V02S0601 arc: N1_V02N0001 E3_H06W0003 arc: N1_V02N0101 E3_H06W0103 arc: N1_V02N0201 H02E0201 arc: N1_V02N0301 V01N0101 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0601 S1_V02N0601 arc: N3_V06N0303 E1_H01W0100 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0201 V01N0001 arc: S1_V02S0601 E1_H01W0000 arc: S3_V06S0003 H06W0003 arc: S3_V06S0103 H06W0103 arc: V00B0000 V02S0201 arc: V00B0100 V02S0101 arc: V00T0000 H02W0201 arc: V00T0100 H02E0101 arc: W1_H02W0101 H01E0101 arc: W1_H02W0501 N3_V06S0303 arc: W1_H02W0601 V06S0303 arc: W3_H06W0103 E3_H06W0103 arc: A4 S1_V02N0301 arc: A5 H02E0701 arc: B4 S1_V02N0701 arc: B5 V02S0501 arc: C0 V02N0601 arc: C1 N1_V02S0401 arc: C4 V00T0100 arc: C5 E1_H01E0101 arc: CE1 H00L0000 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D0 V00B0100 arc: D1 H00R0000 arc: D4 V00B0000 arc: D5 H01W0000 arc: E1_H01E0001 F1 arc: E1_H01E0101 F1 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: H00L0000 F0 arc: H01W0000 F4 arc: H01W0100 Q6 arc: LSR0 H02W0501 arc: LSR1 H02W0501 arc: M2 W1_H02E0601 arc: M6 V00T0000 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR1 LSR0 arc: MUXLSR3 LSR1 arc: N1_V01N0001 F5 arc: N1_V01N0101 Q2 arc: N3_V06N0103 F1 arc: V01S0000 F1 arc: V01S0100 Q6 arc: W1_H02W0201 Q2 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 1111000000000000 word: SLICEA.K1.INIT 0000111100000000 word: SLICEC.K0.INIT 0100011111111111 word: SLICEC.K1.INIT 1000000011001100 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ .tile R62C9:PLC2 arc: E1_H02E0001 V02S0001 arc: E1_H02E0601 S1_V02N0601 arc: H00L0100 E1_H02W0101 arc: H00R0000 W1_H02E0601 arc: H00R0100 V02N0501 arc: N1_V02N0001 H01E0001 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0201 H06E0103 arc: N1_V02N0601 V01N0001 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0401 W1_H02E0401 arc: S1_V02S0501 H02E0501 arc: S1_V02S0601 N1_V02S0601 arc: V00B0000 V02S0001 arc: V00B0100 H02W0501 arc: W1_H02W0001 V02N0001 arc: W1_H02W0401 E1_H02W0101 arc: W1_H02W0501 V06N0303 arc: B0 E1_H01W0100 arc: B1 V00T0000 arc: B7 V01S0000 arc: C0 H00L0100 arc: C1 H00R0100 arc: C2 E1_H02W0601 arc: C3 H02E0401 arc: C7 V02N0201 arc: CE0 H02W0101 arc: CE2 N1_V02S0601 arc: CLK0 G_HPBX0000 arc: D0 H00R0000 arc: D1 H02E0001 arc: D2 V00T0100 arc: D3 V02S0201 arc: D7 V00B0000 arc: E1_H01E0001 Q0 arc: E3_H06E0003 Q0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F7 F7_SLICE arc: H01W0000 F1 arc: H01W0100 Q0 arc: M4 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V02N0501 Q7 arc: N3_V06N0003 F3 arc: S1_V02S0001 F2 arc: V00T0000 Q0 arc: V00T0100 F3 arc: V01S0000 Q4 arc: W1_H02W0101 F3 arc: W1_H02W0201 Q0 arc: W1_H02W0301 F3 arc: W3_H06W0003 Q0 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1111110011110000 word: SLICEA.K0.INIT 1100111111000000 word: SLICEA.K1.INIT 1111110011110000 word: SLICEB.K0.INIT 0000111100000000 word: SLICEB.K1.INIT 0000111100000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 .tile R63C10:PLC2 arc: E1_H02E0601 W1_H02E0601 arc: H00L0000 V02S0201 arc: H00R0000 H02W0401 arc: N1_V02N0101 N3_V06S0103 arc: S1_V02S0201 H02W0201 arc: S3_V06S0203 N3_V06S0203 arc: V00B0100 V02S0101 arc: W1_H02W0001 H01E0001 arc: W1_H02W0601 N3_V06S0303 arc: A2 E1_H01E0001 arc: A3 E1_H01E0001 arc: B2 H01W0100 arc: B3 H01W0100 arc: C1 H00L0000 arc: C2 V02N0401 arc: C3 V02N0401 arc: C7 V00B0100 arc: CLK0 G_HPBX0000 arc: D1 H02E0001 arc: D2 H00R0000 arc: D3 H00R0000 arc: D7 H02E0001 arc: E1_H01E0001 Q3 arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F7 F7_SLICE arc: H01W0100 Q2 arc: LSR0 E1_H02W0501 arc: MUXCLK1 CLK0 arc: MUXLSR1 LSR0 arc: S1_V02S0001 Q2 arc: S1_V02S0301 Q3 arc: S1_V02S0701 F7 arc: S3_V06S0103 F1 arc: V01S0000 Q3 arc: V01S0100 Q2 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1111000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111000000000000 word: SLICEB.K0.INIT 0110010011001100 word: SLICEB.K1.INIT 0101001010101010 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ .tile R63C11:PLC2 arc: E1_H02E0401 V02S0401 arc: E1_H02E0501 E1_H01W0100 arc: E1_H02E0601 V02S0601 arc: H00L0100 H02W0101 arc: H00R0000 E1_H02W0401 arc: H00R0100 V02S0701 arc: N1_V02N0101 V01N0101 arc: N1_V02N0301 E1_H02W0301 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0501 N3_V06S0303 arc: N1_V02N0601 H06W0303 arc: S1_V02S0001 N3_V06S0003 arc: S1_V02S0301 H06W0003 arc: S1_V02S0601 N1_V01S0000 arc: S3_V06S0203 E3_H06W0203 arc: V00B0000 E1_H02W0601 arc: V00B0100 V02S0101 arc: W1_H02W0001 W3_H06E0003 arc: W1_H02W0201 N1_V01S0000 arc: W1_H02W0401 V01N0001 arc: W1_H02W0601 E1_H02W0301 arc: W3_H06W0203 E3_H06W0203 arc: A1 H00R0000 arc: B1 V00B0000 arc: C1 H02E0601 arc: C5 V02S0201 arc: CLK0 G_HPBX0000 arc: D1 V02S0001 arc: D5 H00R0100 arc: F0 F5A_SLICE arc: F1 FXA_SLICE arc: F2 F5B_SLICE arc: F5 F5_SLICE arc: LSR1 H02W0501 arc: M0 V00B0100 arc: M1 H00L0100 arc: M2 V00B0100 arc: MUXCLK2 CLK0 arc: MUXLSR2 LSR1 arc: S1_V02S0701 Q5 arc: V01S0000 F1 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000111100000000 word: SLICEA.K0.INIT 1111111111111111 word: SLICEA.K1.INIT 1100110011001000 word: SLICEB.K0.INIT 1111111111111111 word: SLICEB.K1.INIT 1111111111111111 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R63C12:PLC2 arc: E1_H02E0101 N1_V01S0100 arc: E1_H02E0201 V06S0103 arc: E1_H02E0501 N1_V01S0100 arc: E1_H02E0701 N1_V01S0100 arc: E3_H06E0303 N3_V06S0303 arc: H00L0000 E1_H02W0201 arc: H00R0000 H02W0401 arc: H00R0100 V02S0501 arc: N1_V02N0101 E1_H01W0100 arc: N1_V02N0201 S1_V02N0701 arc: N1_V02N0301 E1_H01W0100 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0501 S1_V02N0501 arc: N1_V02N0601 S1_V02N0601 arc: S1_V02S0001 H06W0003 arc: V00B0000 V02S0001 arc: V00T0000 V02S0401 arc: V00T0100 S1_V02N0701 arc: V01S0000 N3_V06S0103 arc: W1_H02W0101 V06S0103 arc: W1_H02W0501 S1_V02N0501 arc: A0 H00R0000 arc: A4 E1_H01W0000 arc: B0 V00T0000 arc: B4 N1_V01S0000 arc: C0 E1_H02W0401 arc: C4 E1_H02W0401 arc: CLK0 G_HPBX0000 arc: D0 V02S0001 arc: D4 V00B0000 arc: E1_H01E0001 Q3 arc: E1_H02E0301 Q3 arc: F0 F5A_SLICE arc: F1 FXA_SLICE arc: F2 F5B_SLICE arc: F3 FXB_SLICE arc: F4 F5C_SLICE arc: F5 FXC_SLICE arc: F6 F5D_SLICE arc: H01W0100 Q3 arc: LSR1 V00T0100 arc: M0 H02E0601 arc: M1 H00L0000 arc: M2 H02E0601 arc: M3 H00R0100 arc: M4 H02E0401 arc: M5 H00L0000 arc: M6 H02E0401 arc: MUXCLK1 CLK0 arc: MUXLSR1 LSR1 arc: N1_V01N0001 Q3 arc: N1_V01N0101 Q3 arc: V01S0100 Q3 word: SLICEA.K0.INIT 0011001100110010 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 1100110011001101 word: SLICEC.K1.INIT 1111111111111111 word: SLICED.K0.INIT 1111111111111111 word: SLICED.K1.INIT 1111111111111111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R63C13:PLC2 arc: E1_H02E0101 V02N0101 arc: E1_H02E0201 E3_H06W0103 arc: E1_H02E0301 N1_V02S0301 arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0701 V02S0701 arc: H00L0000 H02E0201 arc: N1_V02N0301 N1_V01S0100 arc: N1_V02N0601 N3_V06S0303 arc: S1_V02S0001 H02W0001 arc: S1_V02S0201 H02E0201 arc: S1_V02S0301 H02E0301 arc: S1_V02S0701 H02E0701 arc: S3_V06S0203 N3_V06S0203 arc: V00B0000 V02N0201 arc: V00B0100 W1_H02E0501 arc: V00T0000 V02S0601 arc: V00T0100 V02S0501 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0103 E3_H06W0103 arc: A1 H01E0001 arc: A4 H02E0501 arc: A5 H02E0701 arc: A6 V02N0301 arc: A7 H00R0000 arc: B1 H02E0101 arc: B4 H00L0000 arc: B5 H00L0000 arc: B6 V02S0501 arc: B7 V00B0000 arc: C1 H02W0601 arc: C4 H02W0601 arc: C5 H02W0601 arc: C6 V00T0000 arc: C7 H02W0401 arc: D1 H02W0001 arc: D4 H02W0001 arc: D5 H02W0001 arc: D6 V02N0401 arc: D7 V02S0401 arc: E1_H01E0001 F7 arc: F0 F5A_SLICE arc: F1 FXA_SLICE arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0000 F6 arc: H01W0000 F6 arc: H01W0100 F6 arc: M0 V00T0100 arc: M1 H00L0000 arc: M2 V00T0100 arc: M4 V00B0100 arc: N1_V01N0001 F1 arc: N1_V01N0101 F4 arc: N3_V06N0203 F4 arc: N3_V06N0303 F6 arc: W1_H02W0301 F1 arc: W1_H02W0401 F6 arc: W1_H02W0601 F4 word: SLICED.K0.INIT 0000000000001011 word: SLICED.K1.INIT 1100110011001000 word: SLICEC.K0.INIT 0111111101110111 word: SLICEC.K1.INIT 0001010100010001 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0001011100010001 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R63C14:PLC2 arc: E1_H02E0101 V02N0101 arc: E1_H02E0601 N3_V06S0303 arc: E3_H06E0003 W3_H06E0303 arc: H00L0100 S1_V02N0301 arc: H00R0100 V02N0701 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0201 N3_V06S0103 arc: N1_V02N0501 N3_V06S0303 arc: N1_V02N0601 H01E0001 arc: N3_V06N0203 H06W0203 arc: S1_V02S0001 N3_V06S0003 arc: S1_V02S0201 H01E0001 arc: S1_V02S0301 W1_H02E0301 arc: S1_V02S0601 H02W0601 arc: S1_V02S0701 W1_H02E0701 arc: S3_V06S0203 H06W0203 arc: V00B0100 H02E0701 arc: V00T0100 H02E0101 arc: W1_H02W0001 N3_V06S0003 arc: W1_H02W0201 V01N0001 arc: W1_H02W0401 E1_H01W0000 arc: W1_H02W0601 V06S0303 arc: W3_H06W0303 E1_H01W0100 arc: A1 V02N0501 arc: B1 H02E0301 arc: B3 H02E0301 arc: B5 V00B0100 arc: B7 V00B0100 arc: C1 N1_V01S0100 arc: C2 N1_V01S0100 arc: C3 N1_V01S0100 arc: C4 V02S0201 arc: C5 V02S0201 arc: C6 V02S0201 arc: C7 V02S0201 arc: D1 S1_V02N0201 arc: D2 S1_V02N0201 arc: D3 S1_V02N0001 arc: D4 V02N0601 arc: D5 V02N0601 arc: D6 V02N0601 arc: D7 V02N0601 arc: E1_H01E0001 F3 arc: F0 F5A_SLICE arc: F1 FXA_SLICE arc: F2 F5B_SLICE arc: F3 FXB_SLICE arc: F4 F5C_SLICE arc: F5 FXC_SLICE arc: F6 F5D_SLICE arc: M0 V00T0100 arc: M1 H00R0100 arc: M2 V00T0100 arc: M3 H00L0100 arc: M4 V00T0100 arc: M5 H00R0100 arc: M6 V00T0100 arc: N1_V01N0001 F3 arc: N3_V06N0003 F3 arc: S3_V06S0003 F3 arc: V01S0100 F3 arc: W3_H06W0003 F3 word: SLICEB.K0.INIT 1111000000000000 word: SLICEB.K1.INIT 1100000000000000 word: SLICEC.K0.INIT 1111000000000000 word: SLICEC.K1.INIT 1100000000000000 word: SLICED.K0.INIT 1111000000000000 word: SLICED.K1.INIT 1100000000000000 word: SLICEA.K0.INIT 1111111111111111 word: SLICEA.K1.INIT 1110101010101010 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 .tile R63C15:PLC2 arc: H00L0000 V02N0001 arc: H00R0000 W1_H02E0401 arc: N1_V02N0101 V01N0101 arc: N1_V02N0601 H06E0303 arc: S1_V02S0001 N3_V06S0003 arc: S1_V02S0201 W1_H02E0201 arc: S1_V02S0401 N1_V02S0401 arc: S1_V02S0601 E1_H02W0601 arc: S1_V02S0701 N3_V06S0203 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 N1_V02S0001 arc: V00B0100 V02N0301 arc: V00T0100 V02S0501 arc: W1_H02W0601 H01E0001 arc: B2 H00L0000 arc: C2 H00L0100 arc: C3 S1_V02N0401 arc: C5 H02E0601 arc: C7 V00T0100 arc: CE0 E1_H02W0101 arc: CE1 H02E0101 arc: CLK0 G_HPBX0000 arc: D2 H00R0000 arc: D3 V00B0100 arc: D5 H00L0100 arc: D7 H00L0100 arc: E1_H01E0101 F3 arc: E1_H02E0301 F3 arc: E3_H06E0203 F7 arc: E3_H06E0303 F5 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H00L0100 F3 arc: H01W0000 F2 arc: H01W0100 F2 arc: M0 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: N1_V01N0001 F3 arc: N1_V02N0301 F3 arc: N3_V06N0003 F3 arc: N3_V06N0103 F2 arc: S1_V02S0301 F3 arc: S3_V06S0003 F3 arc: V01S0000 Q0 arc: V01S0100 Q3 arc: W3_H06W0003 F3 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1111000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1111000000000000 word: SLICEB.K0.INIT 1100000000000000 word: SLICEB.K1.INIT 0000000000001111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 .tile R63C16:PLC2 arc: E1_H02E0101 V01N0101 arc: E1_H02E0201 V02N0201 arc: E1_H02E0301 N3_V06S0003 arc: E1_H02E0701 H01E0101 arc: H00L0000 N1_V02S0201 arc: H00L0100 H02E0301 arc: N1_V02N0101 H01E0101 arc: N1_V02N0701 H01E0101 arc: S1_V02S0501 N3_V06S0303 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 E1_H02W0401 arc: V00B0100 E1_H02W0701 arc: C1 H00L0000 arc: C5 N1_V02S0001 arc: C7 V00B0100 arc: CE3 S1_V02N0601 arc: CLK0 G_HPBX0000 arc: D1 H01E0101 arc: D5 H00L0100 arc: D7 H02W0201 arc: E3_H06E0103 F1 arc: E3_H06E0303 F5 arc: F1 F1_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: LSR1 V00B0000 arc: MUXCLK3 CLK0 arc: MUXLSR3 LSR1 arc: S1_V02S0701 Q7 arc: V01S0000 Q7 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1111000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1111111111110000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 .tile R63C17:PLC2 arc: E1_H02E0001 V02N0001 arc: E1_H02E0301 V06S0003 arc: E1_H02E0601 N3_V06S0303 arc: H00L0000 E1_H02W0001 arc: H00R0100 H02E0701 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0301 H06E0003 arc: S1_V02S0001 E1_H02W0001 arc: S1_V02S0201 N1_V02S0701 arc: S1_V02S0301 E1_H02W0301 arc: S1_V02S0501 N1_V02S0501 arc: V00T0000 V02S0401 arc: V00T0100 E1_H02W0301 arc: W1_H02W0101 E1_H02W0001 arc: W1_H02W0201 E1_H02W0201 arc: B4 V02N0501 arc: B5 V01S0000 arc: B7 H02E0301 arc: C4 V01N0101 arc: C5 V00T0100 arc: C7 V02S0001 arc: CE0 H00L0000 arc: CE2 V02N0601 arc: CLK0 G_HPBX0000 arc: D4 E1_H01W0100 arc: D5 V02S0401 arc: D7 H00R0100 arc: E3_H06E0203 F7 arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: M0 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: N3_V06N0203 F7 arc: S3_V06S0203 F7 arc: V01S0000 Q0 arc: V01S0100 Q5 arc: W1_H02W0601 F4 arc: W3_H06W0203 F7 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1100110011110000 word: SLICEC.K0.INIT 0000000000000011 word: SLICEC.K1.INIT 1100111111000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 .tile R63C18:PLC2 arc: E1_H02E0201 V02N0201 arc: E1_H02E0501 S1_V02N0501 arc: E1_H02E0701 E1_H01W0100 arc: H00L0000 H02W0001 arc: H00L0100 H02W0101 arc: H00R0000 V02S0401 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0501 S1_V02N0401 arc: S1_V02S0001 N3_V06S0003 arc: S1_V02S0101 E1_H01W0100 arc: S1_V02S0601 E1_H01W0000 arc: S1_V02S0701 E1_H01W0100 arc: V00T0000 W1_H02E0201 arc: V00T0100 H02W0301 arc: V01S0000 N3_V06S0103 arc: V01S0100 N3_V06S0303 arc: W1_H02W0401 S1_V02N0401 arc: W1_H02W0701 E1_H01W0100 arc: A3 V00T0000 arc: B3 V02N0301 arc: B7 V00B0000 arc: C1 H00L0100 arc: C3 V02N0601 arc: C7 V00T0100 arc: CE2 H00L0000 arc: CE3 W1_H02E0101 arc: CLK0 G_HPBX0000 arc: D1 H02E0001 arc: D3 H00R0000 arc: D7 V02S0601 arc: E1_H02E0101 F1 arc: E1_H02E0301 F3 arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F7 F7_SLICE arc: H01W0100 Q7 arc: M4 E1_H02W0401 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: V00B0000 Q4 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1000010000100001 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111111100001111 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1100111111000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 .tile R63C19:PLC2 arc: E1_H02E0601 N3_V06S0303 arc: E1_H02E0701 V06S0203 arc: H00L0000 V02N0001 arc: H00L0100 V02S0101 arc: H00R0000 W1_H02E0601 arc: H00R0100 H02E0701 arc: N1_V02N0001 N3_V06S0003 arc: S3_V06S0303 H06E0303 arc: V00B0000 V02S0001 arc: V00B0100 E1_H02W0701 arc: V00T0100 V02N0701 arc: V01S0000 N3_V06S0103 arc: W1_H02W0201 N3_V06S0103 arc: A3 H02E0501 arc: A6 F7 arc: A7 V00T0100 arc: B3 H00R0000 arc: B6 H02E0301 arc: B7 W1_H02E0301 arc: C0 H00R0100 arc: C1 H00L0000 arc: C3 N1_V02S0601 arc: C6 E1_H01E0101 arc: C7 E1_H02W0401 arc: CE0 H02E0101 arc: CLK0 G_HPBX0000 arc: D0 V02N0001 arc: D1 V02N0201 arc: D3 H02E0201 arc: D6 H00L0100 arc: D7 E1_H02W0001 arc: E1_H01E0101 F3 arc: E1_H02E0401 Q4 arc: E3_H06E0003 F0 arc: E3_H06E0103 Q1 arc: E3_H06E0203 Q4 arc: E3_H06E0303 F6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F0 arc: H01W0100 Q1 arc: LSR1 V00B0100 arc: M4 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR2 LSR1 arc: N3_V06N0203 Q4 arc: S1_V02S0201 F0 arc: V01S0100 Q1 arc: W1_H02W0001 F0 arc: W1_H02W0101 Q1 arc: W1_H02W0301 Q1 arc: W3_H06W0003 F0 arc: W3_H06W0103 Q1 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1001000000001001 word: SLICEA.K0.INIT 0000000000001111 word: SLICEA.K1.INIT 0000111100000000 word: SLICED.K0.INIT 1000000000000000 word: SLICED.K1.INIT 1001000000001001 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ .tile R63C20:PLC2 arc: E1_H02E0101 N3_V06S0103 arc: E1_H02E0301 V02S0301 arc: E1_H02E0701 V01N0101 arc: E3_H06E0103 N3_V06S0103 arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0201 N3_V06S0103 arc: N1_V02N0301 E1_H01W0100 arc: N1_V02N0401 N3_V06S0203 arc: S1_V02S0101 N3_V06S0103 arc: S1_V02S0201 N3_V06S0103 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 H06E0203 arc: V00B0100 H02E0701 arc: V01S0000 N3_V06S0103 arc: W1_H02W0201 N3_V06S0103 arc: W1_H02W0401 V02S0401 arc: CE0 V02N0201 arc: CE3 V02N0601 arc: CLK0 G_HPBX0000 arc: E1_H01E0001 Q2 arc: E1_H02E0201 Q2 arc: E1_H02E0401 Q4 arc: M0 H02E0601 arc: M2 N1_V01N0001 arc: M4 V00T0000 arc: M6 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q6 arc: V00T0000 Q0 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R63C21:PLC2 arc: E1_H02E0001 E1_H01W0000 arc: E1_H02E0101 V01N0101 arc: E1_H02E0401 W1_H02E0401 arc: E1_H02E0501 S1_V02N0501 arc: E3_H06E0203 W3_H06E0203 arc: E3_H06E0303 W3_H06E0303 arc: H00L0000 S1_V02N0201 arc: H00R0000 N1_V02S0401 arc: N1_V02N0401 E1_H01W0000 arc: N1_V02N0501 E1_H01W0100 arc: N1_V02N0601 E1_H01W0000 arc: N1_V02N0701 E1_H02W0701 arc: S1_V02S0401 N1_V02S0101 arc: S1_V02S0601 E1_H01W0000 arc: V00B0000 S1_V02N0201 arc: V00B0100 E1_H02W0701 arc: V00T0000 N1_V02S0401 arc: V00T0100 H02E0301 arc: W1_H02W0001 V06S0003 arc: W1_H02W0401 N3_V06S0203 arc: W1_H02W0701 S1_V02N0701 arc: A0 H00L0000 arc: A1 H01E0001 arc: A4 V00B0000 arc: B0 V00T0000 arc: B1 V01N0001 arc: B4 H00R0000 arc: C0 H00R0100 arc: C1 E1_H01W0000 arc: C4 V00B0100 arc: C5 S1_V02N0001 arc: CE1 H02E0101 arc: CLK0 G_HPBX0000 arc: D0 V00B0100 arc: D1 V00B0100 arc: D4 H00R0100 arc: D5 E1_H02W0201 arc: E1_H01E0001 Q2 arc: E1_H02E0601 Q6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: H00R0100 F5 arc: H01W0100 F1 arc: M2 V00T0100 arc: M6 H02W0401 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F0 arc: N1_V01N0101 F4 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 1001001101101100 word: SLICEC.K1.INIT 1111000000000000 word: SLICEA.K0.INIT 0100110111001111 word: SLICEA.K1.INIT 0111111111111111 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ .tile R63C22:PLC2 arc: E1_H02E0201 V02S0201 arc: E1_H02E0401 E1_H01W0000 arc: E1_H02E0601 N1_V01S0000 arc: H00L0000 W1_H02E0201 arc: H00R0000 H02W0401 arc: N1_V02N0201 E1_H01W0000 arc: N1_V02N0301 E1_H01W0100 arc: N1_V02N0601 S1_V02N0601 arc: N3_V06N0003 H06E0003 arc: N3_V06N0103 H06E0103 arc: S1_V02S0001 N1_V02S0501 arc: S1_V02S0101 N3_V06S0103 arc: S1_V02S0201 H02W0201 arc: S1_V02S0501 H02W0501 arc: S1_V02S0701 N1_V02S0601 arc: S3_V06S0103 W3_H06E0103 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 H02E0601 arc: V00B0100 N1_V02S0301 arc: V00T0000 N1_V02S0401 arc: W1_H02W0401 H01E0001 arc: A0 H00L0000 arc: A2 H02E0501 arc: A3 W1_H02E0701 arc: A4 H02E0501 arc: A6 W1_H02E0701 arc: B0 H02E0101 arc: B1 V00B0000 arc: B2 N1_V02S0301 arc: B3 H00R0000 arc: B4 V00B0100 arc: B6 V00T0000 arc: C0 H00L0100 arc: C1 H02E0401 arc: C2 N1_V01N0001 arc: C3 H00R0100 arc: C4 E1_H02W0401 arc: C5 S1_V02N0001 arc: C6 E1_H02W0601 arc: C7 W1_H02E0401 arc: D0 E1_H02W0001 arc: D1 V02S0201 arc: D2 E1_H02W0001 arc: D3 E1_H02W0001 arc: D4 V02S0601 arc: D5 H01W0000 arc: D6 H00R0100 arc: D7 H00L0100 arc: E1_H01E0001 F1 arc: E1_H01E0101 F6 arc: E1_H02E0301 F1 arc: E3_H06E0103 F1 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 F1 arc: H00R0100 F7 arc: H01W0000 F1 arc: H01W0100 F0 arc: N1_V01N0001 F5 arc: N1_V01N0101 F3 arc: N1_V02N0001 F2 arc: N1_V02N0101 F1 arc: N1_V02N0401 F4 word: SLICED.K0.INIT 1001001101101100 word: SLICED.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 1001001101101100 word: SLICEC.K1.INIT 1111000000000000 word: SLICEA.K0.INIT 1001010100111111 word: SLICEA.K1.INIT 0000110011000000 word: SLICEB.K0.INIT 0100110111001111 word: SLICEB.K1.INIT 0100110111001111 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ .tile R63C23:PLC2 arc: E1_H02E0001 H01E0001 arc: E1_H02E0201 H01E0001 arc: E3_H06E0003 N1_V01S0000 arc: E3_H06E0303 W3_H06E0203 arc: H00L0000 E1_H02W0201 arc: H00L0100 H02E0301 arc: H00R0000 N1_V02S0601 arc: N1_V02N0001 E3_H06W0003 arc: N1_V02N0101 H01E0101 arc: N1_V02N0201 H02E0201 arc: N1_V02N0301 E3_H06W0003 arc: N1_V02N0401 H01E0001 arc: N1_V02N0501 E3_H06W0303 arc: N1_V02N0601 W1_H02E0601 arc: N3_V06N0203 W3_H06E0203 arc: S1_V02S0101 H06E0103 arc: S1_V02S0401 H01E0001 arc: S1_V02S0601 V01N0001 arc: S3_V06S0203 W3_H06E0203 arc: V00B0100 N1_V02S0301 arc: V00T0000 N1_V02S0601 arc: W1_H02W0201 H01E0001 arc: W1_H02W0401 N1_V02S0401 arc: W1_H02W0501 N1_V02S0501 arc: A0 V02N0501 arc: A2 S1_V02N0501 arc: A3 V02N0701 arc: A4 V02N0301 arc: A6 S1_V02N0301 arc: B0 V00T0000 arc: B2 N1_V02S0301 arc: B3 H00R0000 arc: B4 V01S0000 arc: B6 V01S0000 arc: B7 N1_V02S0701 arc: C0 H02W0601 arc: C1 H00L0000 arc: C2 H02W0401 arc: C3 H02W0401 arc: C4 V00B0100 arc: C5 V02N0201 arc: C6 N1_V02S0001 arc: C7 E1_H02W0401 arc: D0 V00T0100 arc: D1 W1_H02E0001 arc: D2 V02S0201 arc: D3 V00T0100 arc: D4 H00R0100 arc: D5 H00L0100 arc: D6 H02W0201 arc: D7 H02E0201 arc: E1_H01E0001 F7 arc: E1_H01E0101 F7 arc: E1_H02E0601 F6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0100 F5 arc: H01W0000 F7 arc: H01W0100 F0 arc: N1_V01N0001 F5 arc: N1_V01N0101 F4 arc: N1_V02N0701 F7 arc: N3_V06N0003 F3 arc: N3_V06N0103 F2 arc: S1_V02S0701 F7 arc: V00T0100 F1 arc: V01S0000 F7 arc: V01S0100 F7 arc: W1_H02W0701 F7 word: SLICEC.K0.INIT 1000011101111000 word: SLICEC.K1.INIT 1111000000000000 word: SLICED.K0.INIT 1000011101111000 word: SLICED.K1.INIT 0000000011000000 word: SLICEA.K0.INIT 1001001101101100 word: SLICEA.K1.INIT 1111000000000000 word: SLICEB.K0.INIT 0100110011011111 word: SLICEB.K1.INIT 0100110011011111 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ .tile R63C24:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0101 N3_V06S0103 arc: E1_H02E0301 N3_V06S0003 arc: E1_H02E0401 H01E0001 arc: E1_H02E0501 N3_V06S0303 arc: E1_H02E0601 H01E0001 arc: E3_H06E0003 N3_V06S0003 arc: E3_H06E0303 N3_V06S0303 arc: H00L0000 E1_H02W0001 arc: H00R0100 N1_V02S0501 arc: N1_V02N0001 H02E0001 arc: N1_V02N0401 H02W0401 arc: N1_V02N0501 H01E0101 arc: N1_V02N0601 H01E0001 arc: N1_V02N0701 E1_H01W0100 arc: S1_V02S0101 N1_V02S0001 arc: S1_V02S0201 N1_V02S0201 arc: V00B0000 V02N0001 arc: V00B0100 N1_V02S0301 arc: V00T0000 E1_H02W0001 arc: W1_H02W0001 H01E0001 arc: W1_H02W0201 E1_H01W0000 arc: W1_H02W0401 H01E0001 arc: W1_H02W0601 H01E0001 arc: A0 V02N0501 arc: A1 H02W0501 arc: A2 V00B0000 arc: A4 H02W0501 arc: A6 V02N0101 arc: B0 N1_V02S0301 arc: B1 V00T0000 arc: B2 H00R0100 arc: B4 H00L0000 arc: B6 V00B0100 arc: C0 W1_H02E0401 arc: C1 W1_H02E0401 arc: C2 W1_H02E0401 arc: C3 S1_V02N0401 arc: C4 H01E0001 arc: C5 H02W0601 arc: C6 H01E0001 arc: C7 W1_H02E0601 arc: D0 V01S0100 arc: D1 V02S0201 arc: D2 V00T0100 arc: D3 H02E0201 arc: D4 H01W0000 arc: D5 H02E0001 arc: D6 V02N0401 arc: D7 H02E0001 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F5 arc: N1_V01N0001 F5 arc: N1_V02N0101 F1 arc: N1_V02N0201 F2 arc: N1_V02N0301 F3 arc: N3_V06N0003 F0 arc: N3_V06N0203 F4 arc: N3_V06N0303 F6 arc: V00T0100 F3 arc: V01S0000 F7 arc: V01S0100 F7 word: SLICEB.K0.INIT 1001001101101100 word: SLICEB.K1.INIT 1111000000000000 word: SLICEA.K0.INIT 0100110011011111 word: SLICEA.K1.INIT 0100110011011111 word: SLICED.K0.INIT 1001001101101100 word: SLICED.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 1001001101101100 word: SLICEC.K1.INIT 1111000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 .tile R63C25:PLC2 arc: E1_H01E0001 E3_H06W0003 arc: E1_H02E0101 N3_V06S0103 arc: E1_H02E0301 E3_H06W0003 arc: H00L0000 N1_V02S0001 arc: H00R0000 E1_H02W0601 arc: N1_V02N0101 H02E0101 arc: N1_V02N0301 E1_H01W0100 arc: N1_V02N0501 V01N0101 arc: N1_V02N0601 W1_H02E0601 arc: N1_V02N0701 N1_V01S0100 arc: N3_V06N0003 W3_H06E0003 arc: N3_V06N0103 W3_H06E0103 arc: N3_V06N0303 W3_H06E0303 arc: S1_V02S0201 H02W0201 arc: S1_V02S0701 N1_V02S0701 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 E1_H02W0601 arc: V00T0000 E1_H02W0001 arc: W1_H02W0201 V02N0201 arc: W1_H02W0401 W3_H06E0203 arc: W1_H02W0501 E3_H06W0303 arc: W1_H02W0601 H01E0001 arc: A0 E1_H02W0501 arc: A2 V00B0000 arc: A3 V02N0701 arc: A4 V02N0101 arc: A6 H00R0000 arc: B0 N1_V02S0301 arc: B2 H00L0000 arc: B3 H02W0101 arc: B4 H02W0101 arc: B6 V00T0000 arc: C0 H02E0601 arc: C1 H02W0401 arc: C2 H02E0601 arc: C3 H02E0601 arc: C4 H02E0401 arc: C5 S1_V02N0201 arc: C6 H02E0601 arc: C7 S1_V02N0001 arc: D0 V00T0100 arc: D1 W1_H02E0001 arc: D2 V01S0100 arc: D3 V00B0100 arc: D4 H00R0100 arc: D5 W1_H02E0001 arc: D6 V02N0401 arc: D7 W1_H02E0001 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0100 F5 arc: H01W0000 F1 arc: H01W0100 F4 arc: N1_V01N0101 F3 arc: N1_V02N0001 F2 arc: N1_V02N0201 F0 arc: N1_V02N0401 F6 arc: V00B0100 F5 arc: V00T0100 F1 arc: V01S0000 F7 arc: V01S0100 F7 word: SLICEC.K0.INIT 1001001101101100 word: SLICEC.K1.INIT 1111000000000000 word: SLICED.K0.INIT 1001001101101100 word: SLICED.K1.INIT 1111000000000000 word: SLICEA.K0.INIT 0100110011011111 word: SLICEA.K1.INIT 1111000000000000 word: SLICEB.K0.INIT 0100110011011111 word: SLICEB.K1.INIT 0100110011011111 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ .tile R63C26:PLC2 arc: E1_H02E0101 W3_H06E0103 arc: E1_H02E0201 W3_H06E0103 arc: E1_H02E0501 N1_V02S0501 arc: E1_H02E0601 W1_H02E0301 arc: E1_H02E0701 E1_H01W0100 arc: E3_H06E0203 W3_H06E0103 arc: H00R0000 V02N0601 arc: N1_V02N0001 H06E0003 arc: N1_V02N0101 W3_H06E0103 arc: N1_V02N0201 H06W0103 arc: N1_V02N0301 E1_H01W0100 arc: N1_V02N0501 W1_H02E0501 arc: N1_V02N0601 N1_V01S0000 arc: N1_V02N0701 N1_V01S0100 arc: S1_V02S0101 H02E0101 arc: S1_V02S0201 W3_H06E0103 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 W3_H06E0103 arc: S3_V06S0303 H06E0303 arc: V00B0100 V02N0301 arc: V00T0000 S1_V02N0601 arc: V00T0100 H02E0301 arc: V01S0000 N3_V06S0103 arc: W1_H02W0001 N1_V02S0001 arc: W1_H02W0101 N1_V02S0101 arc: W1_H02W0201 W3_H06E0103 arc: W1_H02W0401 V02N0401 arc: A0 H01E0001 arc: A1 H00R0000 arc: A4 H02W0701 arc: A6 V00T0100 arc: B0 H02W0301 arc: B1 V02S0301 arc: B4 V02S0701 arc: B6 H02W0301 arc: C0 W1_H02E0401 arc: C1 W1_H02E0601 arc: C4 W1_H02E0401 arc: C5 E1_H02W0601 arc: C6 W1_H02E0401 arc: C7 V00T0000 arc: CE1 V02S0201 arc: CLK0 G_HPBX0000 arc: D0 V01S0100 arc: D1 V02S0001 arc: D4 H00R0100 arc: D5 E1_H02W0201 arc: D6 H01W0000 arc: D7 E1_H02W0201 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0100 F5 arc: H01W0000 F7 arc: H01W0100 Q2 arc: M2 V00B0100 arc: MUXCLK1 CLK0 arc: N1_V01N0001 F5 arc: N1_V01N0101 F1 arc: N1_V02N0401 F6 arc: N3_V06N0003 F0 arc: N3_V06N0203 F4 arc: V01S0100 F7 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 1001001101101100 word: SLICEC.K1.INIT 1111000000000000 word: SLICED.K0.INIT 1001001101101100 word: SLICED.K1.INIT 1111000000000000 word: SLICEA.K0.INIT 0100110011011111 word: SLICEA.K1.INIT 0100110011011111 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ .tile R63C27:PLC2 arc: E1_H02E0001 V02S0001 arc: E1_H02E0201 V02S0201 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0303 W3_H06E0203 arc: H00L0000 H02W0001 arc: H00R0100 V02S0501 arc: N1_V02N0001 H06E0003 arc: N1_V02N0201 H02E0201 arc: N1_V02N0301 E1_H01W0100 arc: N1_V02N0501 H02E0501 arc: N1_V02N0601 E1_H01W0000 arc: N1_V02N0701 H02E0701 arc: S1_V02S0001 N3_V06S0003 arc: S1_V02S0201 N1_V02S0701 arc: S1_V02S0501 N1_V02S0401 arc: S3_V06S0203 N3_V06S0203 arc: V00B0000 E1_H02W0401 arc: V00B0100 S1_V02N0101 arc: V00T0100 V02N0501 arc: W1_H02W0001 N1_V02S0001 arc: W1_H02W0301 N1_V02S0301 arc: W1_H02W0501 S1_V02N0501 arc: W1_H02W0601 S1_V02N0601 arc: W1_H02W0701 V01N0101 arc: B4 H00R0000 arc: B5 H00L0000 arc: C4 H02E0601 arc: C5 V02N0201 arc: CE0 H02E0101 arc: CE1 H02E0101 arc: CE3 H02E0101 arc: CLK0 G_HPBX0000 arc: D4 V00B0000 arc: D5 H00R0100 arc: E1_H01E0101 F4 arc: F4 F4_SLICE arc: F5 F5_SLICE arc: H00R0000 Q6 arc: H01W0100 Q2 arc: M0 V00B0100 arc: M2 V00T0100 arc: M6 H02W0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 F5 arc: N1_V02N0401 Q6 arc: V01S0100 Q0 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 1100001100111100 word: SLICEC.K1.INIT 1111110011000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 .tile R63C28:PLC2 arc: E1_H02E0501 N3_V06S0303 arc: H00R0100 E1_H02W0701 arc: N1_V02N0101 W1_H02E0101 arc: N1_V02N0501 H01E0101 arc: N1_V02N0701 H02W0701 arc: S1_V02S0001 N1_V02S0501 arc: S3_V06S0203 N3_V06S0203 arc: V00B0000 N1_V02S0001 arc: V00B0100 V02N0101 arc: V01S0000 N3_V06S0103 arc: W1_H02W0201 W3_H06E0103 arc: W1_H02W0401 V01N0001 arc: W1_H02W0601 E1_H01W0000 arc: B6 V00T0000 arc: B7 V02N0701 arc: C6 V01N0101 arc: C7 E1_H01E0101 arc: CE0 H00R0100 arc: CE1 H00R0100 arc: CE2 H00R0100 arc: CLK0 G_HPBX0000 arc: D6 H02E0001 arc: D7 H02E0201 arc: E1_H01E0101 Q2 arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F6 arc: H01W0100 F7 arc: M0 H02W0601 arc: M2 V00B0100 arc: M4 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0001 Q4 arc: N1_V02N0001 Q2 arc: V00T0000 Q0 arc: V01S0100 Q4 arc: W1_H02W0001 Q0 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 1100001100111100 word: SLICED.K1.INIT 1111110011000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 .tile R63C29:PLC2 arc: E1_H02E0201 N1_V01S0000 arc: E3_H06E0003 W3_H06E0303 arc: H00R0100 H02W0701 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0301 N3_V06S0003 arc: N1_V02N0501 H02E0501 arc: N1_V02N0701 H06E0203 arc: S1_V02S0701 H06E0203 arc: S3_V06S0303 W3_H06E0303 arc: V00B0100 V02N0101 arc: V00T0000 S1_V02N0601 arc: W1_H02W0401 N3_V06S0203 arc: W1_H02W0601 V01N0001 arc: W1_H02W0701 V06S0203 arc: W3_H06W0003 E1_H01W0000 arc: W3_H06W0103 E1_H01W0100 arc: CE0 H00R0100 arc: CE1 H00R0100 arc: CLK0 G_HPBX0000 arc: E1_H01E0101 Q0 arc: H01W0000 Q4 arc: M0 V00B0100 arc: M2 V00T0000 arc: M4 E1_H01E0101 arc: M6 N1_V01N0101 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q2 arc: W3_H06W0303 Q6 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R63C2:PLC2 arc: E1_H02E0601 E1_H01W0000 arc: N1_V02N0001 H06W0003 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0601 N1_V01S0000 arc: A6 N1_V01N0101 arc: B4 V00B0100 arc: B5 V00B0100 arc: B6 V02N0701 arc: B7 V00B0100 arc: C4 Q4 arc: C5 E1_H01E0101 arc: C6 Q6 arc: C7 H02E0401 arc: CLK0 G_HPBX0000 arc: D4 S1_V02N0401 arc: D5 S1_V02N0601 arc: D6 S1_V02N0601 arc: D7 V00B0000 arc: E1_H01E0101 F7 arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q4 arc: LSR0 E1_H02W0501 arc: LSR1 E1_H02W0501 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR2 LSR0 arc: MUXLSR3 LSR1 arc: N1_V01N0101 Q5 arc: N1_V02N0701 Q5 arc: S1_V02S0701 F7 arc: V00B0000 Q6 arc: V00B0100 Q5 arc: V01S0000 Q6 arc: V01S0100 Q4 word: SLICEC.K0.INIT 0011110011110000 word: SLICEC.K1.INIT 0000001100001100 word: SLICED.K0.INIT 0110100011110000 word: SLICED.K1.INIT 0000001100000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 .tile R63C30:PLC2 arc: E1_H02E0701 V06S0203 arc: H00R0100 E1_H02W0701 arc: H01W0100 W3_H06E0303 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0001 N3_V06S0003 arc: N1_V02N0201 H02E0201 arc: N1_V02N0301 N1_V01S0100 arc: N1_V02N0601 S1_V02N0301 arc: N1_V02N0701 E1_H02W0701 arc: S1_V02S0701 E1_H02W0701 arc: V00B0100 V02N0301 arc: V00T0100 V02S0501 arc: V01S0100 N3_V06S0303 arc: W1_H02W0701 E1_H02W0701 arc: CE2 H00R0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: E1_H01E0001 Q6 arc: H01W0000 Q2 arc: M0 H02W0601 arc: M2 V00B0000 arc: M4 V00T0100 arc: M6 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: V00B0000 Q4 arc: W3_H06W0003 Q0 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R63C31:PLC2 arc: H00R0100 H02W0701 arc: N1_V02N0701 H02W0701 arc: S3_V06S0303 N3_V06S0203 arc: V00B0100 H02E0701 arc: W1_H02W0601 H01E0001 arc: CE1 H00R0100 arc: CE2 H00R0100 arc: CLK0 G_HPBX0000 arc: M0 V00B0000 arc: M2 V00B0100 arc: M4 H02W0401 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: V00B0000 Q4 arc: V00T0000 Q2 arc: W3_H06W0003 Q0 arc: W3_H06W0303 Q6 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R63C32:PLC2 arc: S3_V06S0003 H06E0003 arc: S3_V06S0203 N1_V02S0401 arc: W1_H02W0401 V06S0203 arc: W1_H02W0701 W3_H06E0203 .tile R63C33:PLC2 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0103 W3_H06E0003 arc: S3_V06S0003 N1_V02S0001 arc: S3_V06S0303 N1_V02S0501 .tile R63C34:PLC2 arc: S3_V06S0203 N3_V06S0203 .tile R63C35:PLC2 arc: E3_H06E0103 W3_H06E0003 arc: S3_V06S0003 W3_H06E0003 .tile R63C36:PLC2 arc: S3_V06S0103 H06E0103 .tile R63C37:PLC2 arc: S3_V06S0203 N3_V06S0203 .tile R63C38:PLC2 arc: S3_V06S0103 H06E0103 .tile R63C39:PLC2 arc: E3_H06E0003 W3_H06E0003 .tile R63C3:PLC2 arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0401 E1_H01W0000 arc: E3_H06E0303 N3_V06S0303 arc: H00L0100 S1_V02N0101 arc: N1_V02N0601 S1_V02N0301 arc: S1_V02S0001 V01N0001 arc: S1_V02S0701 N1_V02S0601 arc: V00B0100 S1_V02N0101 arc: C1 S1_V02N0401 arc: C5 V02N0201 arc: CE1 H00R0100 arc: CLK0 G_HPBX0000 arc: D1 V00B0100 arc: D5 H00L0100 arc: D7 H00L0100 arc: E1_H01E0001 Q2 arc: E1_H02E0501 F7 arc: F1 F1_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H00R0100 F7 arc: H01W0000 Q2 arc: LSR0 H02W0501 arc: LSR1 H02W0501 arc: M2 H02W0601 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXLSR0 LSR0 arc: MUXLSR1 LSR1 arc: MUXLSR2 LSR1 arc: S1_V02S0101 Q1 arc: S1_V02S0501 Q5 arc: V01S0100 Q1 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000011111111 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000011110000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111111111110000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET SET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 .tile R63C40:PLC2 arc: S3_V06S0203 N3_V06S0203 .tile R63C41:PLC2 arc: E3_H06E0103 W3_H06E0103 arc: S3_V06S0103 W3_H06E0103 .tile R63C43:PLC2 arc: S3_V06S0303 N3_V06S0203 .tile R63C44:PLC2 arc: S3_V06S0103 H06E0103 .tile R63C45:PLC2 arc: S3_V06S0003 W3_H06E0003 .tile R63C4:PLC2 arc: E1_H02E0401 E1_H01W0000 arc: H00L0000 H02W0201 arc: H00R0100 H02E0501 arc: S1_V02S0201 V01N0001 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 V02N0001 arc: V00T0100 H02W0301 arc: W1_H02W0501 E1_H02W0501 arc: W1_H02W0601 S1_V02N0601 arc: A1 E1_H01E0001 arc: A5 H02W0701 arc: A7 V02N0101 arc: B0 E1_H01W0100 arc: B1 H01W0100 arc: B5 H00L0000 arc: B6 V00T0000 arc: B7 V01S0000 arc: C0 H00L0100 arc: C1 V02S0601 arc: C5 H02W0601 arc: C6 H01E0001 arc: C7 V02S0201 arc: CE1 H00R0100 arc: CLK0 G_HPBX0000 arc: D0 V00B0100 arc: D1 V00T0100 arc: D4 V00B0000 arc: D5 V00B0000 arc: D6 S1_V02N0601 arc: D7 H02W0201 arc: E1_H01E0001 Q6 arc: E1_H01E0101 Q6 arc: E1_H02E0601 Q6 arc: E3_H06E0303 Q6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0100 F1 arc: H01W0000 Q4 arc: H01W0100 Q0 arc: LSR0 E1_H02W0501 arc: LSR1 E1_H02W0501 arc: M2 W1_H02E0601 arc: M4 H02E0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR1 LSR1 arc: MUXLSR2 LSR0 arc: MUXLSR3 LSR0 arc: N1_V01N0001 Q6 arc: N1_V01N0101 Q0 arc: N1_V02N0201 Q0 arc: V00B0100 F7 arc: V00T0000 Q2 arc: V01S0000 Q6 arc: V01S0100 Q4 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 1111110011000000 word: SLICED.K1.INIT 0001010100011101 word: SLICEA.K0.INIT 1111000011111100 word: SLICEA.K1.INIT 1100110010001100 word: SLICEC.K0.INIT 1111111100000000 word: SLICEC.K1.INIT 1111111100101111 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET SET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET SET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET SET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 .tile R63C5:PLC2 arc: E1_H02E0201 V06S0103 arc: E1_H02E0401 E1_H01W0000 arc: E1_H02E0701 E1_H01W0100 arc: H00R0000 E1_H02W0401 arc: H00R0100 V02S0701 arc: N1_V02N0301 H01E0101 arc: N1_V02N0501 H02W0501 arc: N1_V02N0601 N1_V01S0000 arc: S3_V06S0203 E3_H06W0203 arc: V00B0100 E1_H02W0501 arc: V00T0000 V02S0401 arc: V00T0100 W1_H02E0301 arc: W1_H02W0201 E1_H02W0701 arc: W1_H02W0701 H01E0101 arc: A1 V02N0701 arc: A3 S1_V02N0701 arc: A6 V02N0101 arc: A7 Q7 arc: B1 V00B0000 arc: B2 F3 arc: B3 H00R0000 arc: B4 V02N0701 arc: B6 V00B0000 arc: B7 V00B0000 arc: C0 H00L0000 arc: C1 H00L0000 arc: C2 H02W0601 arc: C3 S1_V02N0401 arc: C4 H02E0401 arc: C5 E1_H02W0601 arc: C6 V00T0000 arc: C7 V00T0000 arc: CLK0 G_HPBX0000 arc: D0 N1_V02S0001 arc: D1 N1_V02S0001 arc: D2 V00B0100 arc: D3 V02N0201 arc: D4 V02S0401 arc: D5 H02W0201 arc: D6 H00R0100 arc: D7 H00R0100 arc: E1_H01E0001 F4 arc: E1_H01E0101 F5 arc: E1_H02E0101 Q3 arc: E1_H02E0301 F3 arc: E1_H02E0501 F5 arc: E1_H02E0601 F4 arc: E3_H06E0003 F3 arc: F0 F5A_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q0 arc: H01W0000 Q6 arc: H01W0100 F4 arc: M0 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F3 arc: N1_V01N0101 F3 arc: N1_V02N0001 F2 arc: N1_V02N0201 Q0 arc: N1_V02N0401 F4 arc: S1_V02S0701 F5 arc: S3_V06S0303 F5 arc: V00B0000 Q6 arc: V01S0000 F3 arc: V01S0100 Q7 arc: W1_H02W0301 F3 arc: W1_H02W0601 F4 arc: W3_H06W0003 F3 word: SLICEB.K0.INIT 1100000000000000 word: SLICEB.K1.INIT 0000000100000000 word: SLICED.K0.INIT 0000000000101100 word: SLICED.K1.INIT 0000000010011010 word: SLICEC.K0.INIT 0000001100000000 word: SLICEC.K1.INIT 1111000000000000 word: SLICEA.K0.INIT 1111111111110000 word: SLICEA.K1.INIT 1111111100001110 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 .tile R63C6:PLC2 arc: E1_H02E0001 V02S0001 arc: E1_H02E0101 H01E0101 arc: E1_H02E0201 V02S0201 arc: E1_H02E0601 S1_V02N0601 arc: H00R0100 H02E0501 arc: N1_V02N0001 S1_V02N0501 arc: N1_V02N0201 H02E0201 arc: N1_V02N0401 H01E0001 arc: N1_V02N0501 H06E0303 arc: S1_V02S0401 H01E0001 arc: W1_H02W0201 H01E0001 arc: W1_H02W0501 S1_V02N0501 arc: W1_H02W0601 E1_H02W0301 arc: A0 H02E0701 arc: A5 Q5 arc: A6 H00L0000 arc: B0 V02S0301 arc: B2 H00L0000 arc: B5 H02W0301 arc: B6 V00B0000 arc: C0 W1_H02E0601 arc: C1 H00L0000 arc: C2 H02E0601 arc: C3 H02E0401 arc: C4 V00T0000 arc: C5 H02E0601 arc: C6 H01E0001 arc: C7 V00T0000 arc: CE0 H00R0100 arc: CLK0 G_HPBX0000 arc: D0 V00T0100 arc: D1 H00R0000 arc: D2 V02N0201 arc: D3 V01S0100 arc: D4 H01W0000 arc: D5 V01N0001 arc: D6 V01N0001 arc: D7 H01W0000 arc: E1_H01E0001 F3 arc: E1_H01E0101 F4 arc: E1_H02E0501 Q5 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q2 arc: H00R0000 Q6 arc: H01W0000 Q6 arc: H01W0100 Q5 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F7 arc: N1_V01N0101 Q0 arc: S1_V02S0201 Q0 arc: S1_V02S0601 F4 arc: S1_V02S0701 Q5 arc: V00B0000 Q6 arc: V00T0000 Q2 arc: V00T0100 F1 arc: V01S0000 F1 arc: V01S0100 Q2 word: SLICEB.K0.INIT 0000110000111111 word: SLICEB.K1.INIT 0000111100000000 word: SLICEC.K0.INIT 1111000000000000 word: SLICEC.K1.INIT 0000101001101110 word: SLICED.K0.INIT 0000110001101110 word: SLICED.K1.INIT 0000111100000000 word: SLICEA.K0.INIT 1110010011001100 word: SLICEA.K1.INIT 0000000000001111 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 .tile R63C7:PLC2 arc: E1_H02E0401 W1_H02E0101 arc: E1_H02E0601 W1_H02E0301 arc: H00L0000 H02W0201 arc: H00L0100 H02W0301 arc: H00R0000 V02S0401 arc: H00R0100 V02S0701 arc: S1_V02S0101 H02E0101 arc: S1_V02S0201 E1_H01W0000 arc: S1_V02S0501 H06E0303 arc: S1_V02S0601 H01E0001 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0303 H06E0303 arc: V00B0100 H02E0501 arc: V00T0100 V02S0501 arc: W1_H02W0301 H01E0101 arc: W1_H02W0401 S1_V02N0401 arc: W1_H02W0501 V06S0303 arc: W1_H02W0601 V02N0601 arc: W1_H02W0701 V02N0701 arc: W3_H06W0003 E3_H06W0003 arc: W3_H06W0103 E3_H06W0103 arc: A1 H00L0000 arc: A4 V00B0000 arc: A5 Q5 arc: B0 E1_H01W0100 arc: B1 H02W0301 arc: B4 V00B0100 arc: B5 V00B0100 arc: C0 H00L0100 arc: C1 V02S0401 arc: C4 V02N0001 arc: C5 V02N0001 arc: C7 V00T0100 arc: CE1 H00R0100 arc: CE2 H02E0101 arc: CLK0 G_HPBX0000 arc: D0 H00R0000 arc: D1 N1_V02S0201 arc: D4 H02E0001 arc: D5 H02E0201 arc: D7 E1_H02W0001 arc: F0 F5A_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: M0 V00T0000 arc: M2 H02W0601 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0001 Q5 arc: N1_V02N0201 F0 arc: S3_V06S0203 F7 arc: V00B0000 Q4 arc: V00T0000 Q2 arc: V01S0000 Q4 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 1110001010101010 word: SLICEC.K1.INIT 1011100010101010 word: SLICEA.K0.INIT 0011111111111111 word: SLICEA.K1.INIT 0000000001111111 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 .tile R63C8:PLC2 arc: E1_H02E0401 V02N0401 arc: E1_H02E0601 E3_H06W0303 arc: E3_H06E0303 V06S0303 arc: H00L0100 H02W0301 arc: H00R0000 H02E0401 arc: N1_V02N0001 H06E0003 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0601 N1_V01S0000 arc: V00B0000 E1_H02W0601 arc: W1_H02W0301 V06S0003 arc: W1_H02W0601 E1_H02W0601 arc: A0 H00R0000 arc: B0 V00B0000 arc: C0 H02E0601 arc: C1 E1_H02W0601 arc: C2 W1_H02E0601 arc: C3 H00L0000 arc: C4 V02N0001 arc: C5 V02N0201 arc: C7 H02W0401 arc: CE1 V02S0201 arc: CE2 V02S0601 arc: CLK0 G_HPBX0000 arc: D0 V02S0001 arc: D1 V02S0001 arc: D2 V00B0100 arc: D3 E1_H02W0001 arc: D4 H00R0100 arc: D5 V01N0001 arc: D7 H00L0100 arc: E1_H01E0001 F2 arc: E1_H01E0101 F4 arc: F0 F5A_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H00L0000 F2 arc: H00R0100 F5 arc: H01W0000 F2 arc: H01W0100 Q0 arc: LSR0 H02W0501 arc: LSR1 H02W0501 arc: M0 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXLSR0 LSR0 arc: MUXLSR1 LSR1 arc: MUXLSR2 LSR1 arc: N1_V01N0001 F3 arc: N1_V01N0101 F5 arc: S1_V02S0001 F2 arc: S3_V06S0203 F7 arc: V00B0100 F5 arc: V00T0000 Q0 arc: V01S0000 Q2 arc: V01S0100 Q4 arc: W1_H02W0201 Q0 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 1111000000000000 word: SLICEC.K1.INIT 1111000000000000 word: SLICEB.K0.INIT 0000000011110000 word: SLICEB.K1.INIT 0000111111110000 word: SLICEA.K0.INIT 0001000001010000 word: SLICEA.K1.INIT 0000111111111111 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 .tile R63C9:PLC2 arc: E1_H02E0001 E3_H06W0003 arc: H00L0100 V02N0301 arc: H00R0000 V02S0601 arc: N1_V02N0001 E3_H06W0003 arc: N1_V02N0201 V01N0001 arc: N1_V02N0501 H01E0101 arc: N3_V06N0003 E3_H06W0003 arc: N3_V06N0203 S1_V02N0701 arc: S1_V02S0201 H01E0001 arc: S1_V02S0501 V01N0101 arc: S1_V02S0601 H01E0001 arc: S3_V06S0003 E3_H06W0003 arc: V00B0000 E1_H02W0601 arc: V00B0100 N1_V02S0101 arc: V00T0000 E1_H02W0001 arc: V00T0100 V02S0501 arc: W1_H02W0001 E3_H06W0003 arc: W1_H02W0301 E3_H06W0003 arc: W1_H02W0401 V02S0401 arc: W1_H02W0501 S1_V02N0501 arc: A1 H00L0000 arc: A4 V00T0000 arc: B1 S1_V02N0101 arc: B4 N1_V02S0701 arc: C0 H00L0000 arc: C1 H00L0100 arc: C4 V02S0001 arc: CE1 H00R0000 arc: CLK0 G_HPBX0000 arc: D0 N1_V02S0001 arc: D1 N1_V02S0001 arc: D4 V00B0000 arc: E1_H01E0001 F4 arc: F0 F5A_SLICE arc: F4 F5C_SLICE arc: H00L0000 Q2 arc: M0 V00B0100 arc: M2 V00T0100 arc: M4 H02E0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: N1_V01N0001 Q0 arc: V01S0000 F4 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 1111000000000000 word: SLICEA.K1.INIT 1011111000111100 word: SLICEC.K0.INIT 1110101010101010 word: SLICEC.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R64C10:PLC2 arc: E1_H02E0101 N1_V01S0100 arc: E1_H02E0401 V01N0001 arc: H00L0000 V02S0201 arc: N1_V02N0001 H02E0001 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0201 E1_H01W0000 arc: S1_V02S0301 H02W0301 arc: V00B0000 H02W0601 arc: V00T0000 E1_H02W0201 arc: V00T0100 V02N0701 arc: W1_H02W0201 H01E0001 arc: W1_H02W0301 H01E0101 arc: W1_H02W0501 E1_H02W0501 arc: W1_H02W0601 H01E0001 arc: W3_H06W0103 E3_H06W0003 arc: A0 H00L0000 arc: A1 H00L0000 arc: A2 V00B0000 arc: A3 V00B0000 arc: A4 V00B0000 arc: A5 V00T0000 arc: A6 H00R0000 arc: A7 H00R0000 arc: B0 V02S0301 arc: B1 V02S0301 arc: B2 V02S0301 arc: B3 V02S0301 arc: B4 H02W0101 arc: B5 H00L0000 arc: B6 N1_V01S0000 arc: B7 N1_V01S0000 arc: C0 N1_V01S0100 arc: C1 N1_V01S0100 arc: C2 N1_V01S0100 arc: C3 N1_V01S0100 arc: C4 V01N0101 arc: C5 N1_V02S0001 arc: C6 V02S0001 arc: C7 V02N0201 arc: CLK1 G_HPBX0000 arc: D0 H00R0000 arc: D1 H00R0000 arc: D2 H00R0000 arc: D3 H00R0000 arc: D4 S1_V02N0601 arc: D5 V00B0000 arc: D6 E1_H01W0100 arc: D7 S1_V02N0401 arc: E1_H01E0001 F1 arc: E1_H01E0101 F7 arc: E1_H02E0001 F0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0000 Q6 arc: LSR0 E1_H02W0501 arc: LSR1 V00T0100 arc: MUXCLK3 CLK1 arc: MUXLSR3 LSR0 arc: N1_V02N0401 Q6 word: SLICED.K0.INIT 0001010110101010 word: SLICED.K1.INIT 1000001001000001 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK .tile R64C11:PLC2 arc: H00L0000 H02E0001 arc: H00R0100 H02W0701 arc: N1_V02N0101 H06W0103 arc: N1_V02N0201 N1_V01S0000 arc: N1_V02N0601 S3_V06N0303 arc: N3_V06N0103 S3_V06N0103 arc: S1_V02S0001 H02W0001 arc: S1_V02S0601 V01N0001 arc: V00T0100 V02S0701 arc: W1_H02W0101 V02N0101 arc: W1_H02W0301 V06S0003 arc: W1_H02W0601 V02S0601 arc: A0 H00R0000 arc: A6 H00R0000 arc: B0 H02W0301 arc: B3 H02E0101 arc: B5 H00R0000 arc: B6 H02W0301 arc: C0 H00L0000 arc: C2 H02E0401 arc: C3 V02N0401 arc: C4 E1_H02W0601 arc: C5 H02E0401 arc: C6 H01E0001 arc: CLK0 G_HPBX0000 arc: D0 V02N0201 arc: D2 V01S0100 arc: D3 H01E0101 arc: D4 H00R0100 arc: D5 H00L0100 arc: D6 S1_V02N0401 arc: E3_H06E0303 F6 arc: F0 F5A_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H00L0100 F3 arc: H00R0000 Q4 arc: H01W0000 F2 arc: H01W0100 F5 arc: LSR0 H02W0501 arc: M0 V00T0100 arc: M6 E1_H02W0401 arc: MUXCLK2 CLK0 arc: MUXLSR2 LSR0 arc: N1_V01N0001 F5 arc: N1_V01N0101 F0 arc: N1_V02N0001 F2 arc: N3_V06N0303 F6 arc: S1_V02S0701 F5 arc: V01S0100 F3 word: SLICEC.K0.INIT 0000000011110000 word: SLICEC.K1.INIT 1100000011001100 word: SLICEB.K0.INIT 1111000000000000 word: SLICEB.K1.INIT 1100001100000000 word: SLICEA.K0.INIT 0001001101011111 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0001001101011111 word: SLICED.K1.INIT 0000000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R64C12:PLC2 arc: E1_H02E0101 S1_V02N0101 arc: E1_H02E0201 N1_V01S0000 arc: E1_H02E0301 V06S0003 arc: E1_H02E0501 N1_V01S0100 arc: H00R0000 N1_V02S0601 arc: H00R0100 E1_H02W0501 arc: N1_V02N0601 N1_V01S0000 arc: S1_V02S0401 V01N0001 arc: S1_V02S0501 V01N0101 arc: V00T0000 N1_V02S0601 arc: V00T0100 V02N0501 arc: W1_H02W0001 V02S0001 arc: W1_H02W0201 E1_H02W0701 arc: W1_H02W0301 V01N0101 arc: W1_H02W0501 V02N0501 arc: W1_H02W0701 N1_V02S0701 arc: C7 V00T0000 arc: CE0 H00R0000 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: D7 H00R0100 arc: E1_H01E0101 Q7 arc: E1_H02E0001 Q0 arc: F7 F7_SLICE arc: LSR0 V00T0100 arc: LSR1 V00T0100 arc: M0 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR0 arc: MUXLSR3 LSR1 arc: N3_V06N0203 Q7 arc: V01S0100 Q0 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000111111111111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET SET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 .tile R64C13:PLC2 arc: E1_H02E0101 H01E0101 arc: E1_H02E0501 E1_H01W0100 arc: H00L0000 V02S0201 arc: H00R0000 H02W0601 arc: H00R0100 V02S0701 arc: N1_V02N0001 H02E0001 arc: N1_V02N0101 H01E0101 arc: N1_V02N0201 E1_H01W0000 arc: N1_V02N0301 H02E0301 arc: N1_V02N0401 E1_H02W0401 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0301 E1_H02W0301 arc: S1_V02S0601 N3_V06S0303 arc: S3_V06S0003 N3_V06S0003 arc: V00B0000 V02S0001 arc: W1_H02W0401 E1_H02W0101 arc: W1_H02W0601 V02N0601 arc: A1 H02E0501 arc: B0 V02S0301 arc: B1 H00R0100 arc: C0 H00R0100 arc: C1 E1_H02W0601 arc: D0 E1_H02W0201 arc: D1 H00R0000 arc: D2 E1_H02W0201 arc: D3 E1_H02W0201 arc: D4 E1_H02W0201 arc: D5 E1_H02W0201 arc: D6 E1_H02W0201 arc: D7 E1_H02W0201 arc: E1_H01E0001 F3 arc: E1_H02E0301 F3 arc: F0 F5A_SLICE arc: F1 FXA_SLICE arc: F2 F5B_SLICE arc: F3 FXB_SLICE arc: F4 F5C_SLICE arc: F5 FXC_SLICE arc: F6 F5D_SLICE arc: M0 V00B0000 arc: M1 H00L0000 arc: M2 V00B0000 arc: M3 H02W0201 arc: M4 V00B0000 arc: M5 H00L0000 arc: M6 V00B0000 arc: S1_V02S0101 F3 word: SLICEA.K0.INIT 0000000011111100 word: SLICEA.K1.INIT 0000111000001000 word: SLICEB.K0.INIT 0000000011111111 word: SLICEB.K1.INIT 0000000011111111 word: SLICEC.K0.INIT 0000000011111111 word: SLICEC.K1.INIT 0000000011111111 word: SLICED.K0.INIT 0000000011111111 word: SLICED.K1.INIT 0000000011111111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 .tile R64C14:PLC2 arc: E1_H02E0001 E1_H01W0000 arc: E1_H02E0101 E1_H01W0100 arc: E1_H02E0201 N3_V06S0103 arc: H00L0000 N1_V02S0201 arc: H00L0100 V02N0301 arc: H00R0100 N1_V02S0501 arc: N1_V02N0101 V01N0101 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0701 H02W0701 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0203 S1_V02N0401 arc: S1_V02S0001 H02W0001 arc: S1_V02S0201 W1_H02E0201 arc: S1_V02S0401 V01N0001 arc: S1_V02S0501 H02W0501 arc: S1_V02S0601 H01E0001 arc: S1_V02S0701 N1_V02S0601 arc: V00B0000 V02S0001 arc: V00T0000 S1_V02N0601 arc: V00T0100 W1_H02E0101 arc: W1_H02W0501 N1_V01S0100 arc: W1_H02W0601 S1_V02N0601 arc: A1 H02E0501 arc: A2 N1_V02S0701 arc: A5 V02S0301 arc: A7 Q7 arc: B1 H02E0101 arc: B2 S1_V02N0101 arc: B5 V02S0701 arc: B7 H02E0101 arc: C1 H00L0000 arc: C2 H00R0100 arc: C3 H02W0401 arc: C5 V00T0000 arc: C7 E1_H01E0101 arc: CE1 V02S0201 arc: CE3 V02S0601 arc: CLK0 G_HPBX0000 arc: D1 V01S0100 arc: D2 N1_V02S0001 arc: D3 V01S0100 arc: D5 V00B0000 arc: D7 H00L0100 arc: E1_H01E0001 F2 arc: E1_H01E0101 F0 arc: E3_H06E0103 Q2 arc: F0 F5A_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F7 F7_SLICE arc: H01W0000 F4 arc: H01W0100 Q7 arc: M0 E1_H02W0601 arc: M4 V00T0100 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F4 arc: N1_V02N0501 Q7 arc: N1_V02N0601 F4 arc: N3_V06N0103 Q2 arc: S1_V02S0301 F3 arc: V01S0000 F4 arc: V01S0100 F4 arc: W1_H02W0201 F2 arc: W1_H02W0701 F7 arc: W3_H06W0103 Q2 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1011100010001000 word: SLICEB.K0.INIT 1000000000000000 word: SLICEB.K1.INIT 1111000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1000101110111011 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0001011100010001 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 .tile R64C15:PLC2 arc: E1_H02E0301 H01E0101 arc: H00L0100 W1_H02E0301 arc: H00R0000 V02S0601 arc: N1_V02N0001 H01E0001 arc: N1_V02N0201 H02E0201 arc: N1_V02N0301 W1_H02E0301 arc: N3_V06N0103 S3_V06N0103 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0101 H01E0101 arc: S1_V02S0601 E1_H02W0601 arc: V00T0000 H02W0201 arc: V00T0100 H02E0101 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0401 H01E0001 arc: W1_H02W0501 N1_V01S0100 arc: W1_H02W0601 S1_V02N0601 arc: A1 V01N0101 arc: A6 H00R0000 arc: B1 V01N0001 arc: B4 N1_V01S0000 arc: B5 H02E0101 arc: B6 V02N0701 arc: C0 N1_V01N0001 arc: C1 H00R0100 arc: C3 N1_V01S0100 arc: C4 V02S0201 arc: C5 V00T0000 arc: C6 E1_H02W0401 arc: C7 V00T0100 arc: CE0 V02N0201 arc: CE2 E1_H02W0101 arc: CE3 V02N0601 arc: CLK0 G_HPBX0000 arc: D0 H02E0001 arc: D1 V01S0100 arc: D3 S1_V02N0201 arc: D4 H02W0001 arc: D5 H00L0100 arc: D6 V02S0401 arc: D7 H01W0000 arc: E1_H01E0001 F7 arc: E1_H01E0101 F6 arc: E1_H02E0401 F6 arc: E1_H02E0501 Q7 arc: E1_H02E0601 F6 arc: E1_H02E0701 F5 arc: E3_H06E0003 Q0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0100 Q7 arc: H01W0000 F6 arc: H01W0100 Q4 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q4 arc: N1_V01N0101 Q0 arc: N3_V06N0003 Q0 arc: S1_V02S0201 Q0 arc: S1_V02S0401 Q4 arc: S1_V02S0501 F5 arc: V01S0000 F3 arc: V01S0100 Q0 arc: W1_H02W0001 F0 arc: W1_H02W0101 F1 arc: W1_H02W0301 F3 arc: W1_H02W0701 F7 arc: W3_H06W0003 Q0 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000111100000000 word: SLICED.K0.INIT 1000000000000000 word: SLICED.K1.INIT 0000111100000000 word: SLICEC.K0.INIT 1100111111000000 word: SLICEC.K1.INIT 1100110011000000 word: SLICEA.K0.INIT 1111000000000000 word: SLICEA.K1.INIT 0000000000001110 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 .tile R64C16:PLC2 arc: E1_H02E0701 N3_V06S0203 arc: E3_H06E0103 N3_V06S0103 arc: H00L0100 V02N0301 arc: H00R0100 V02S0701 arc: N1_V02N0001 N3_V06S0003 arc: N1_V02N0201 N3_V06S0103 arc: N1_V02N0301 S3_V06N0003 arc: S1_V02S0001 N1_V01S0000 arc: S1_V02S0101 H01E0101 arc: S1_V02S0501 H02E0501 arc: S1_V02S0601 H02E0601 arc: V00B0100 N1_V02S0301 arc: W1_H02W0001 V06S0003 arc: W1_H02W0201 V02N0201 arc: W1_H02W0601 H01E0001 arc: A1 H02E0701 arc: B1 H02E0301 arc: C1 V02N0401 arc: D1 V00B0100 arc: E1_H01E0001 F3 arc: E1_H01E0101 F3 arc: E1_H02E0101 F3 arc: E3_H06E0003 F3 arc: F0 F5A_SLICE arc: F1 FXA_SLICE arc: F2 F5B_SLICE arc: F3 FXB_SLICE arc: F4 F5C_SLICE arc: F5 FXC_SLICE arc: F6 F5D_SLICE arc: M0 H02E0601 arc: M1 H00R0100 arc: M2 H02E0601 arc: M3 H00L0100 arc: M4 H02E0401 arc: M5 H00R0100 arc: M6 H02E0401 arc: N1_V01N0101 F3 arc: N3_V06N0003 F3 arc: V01S0000 F3 arc: W3_H06W0003 F3 word: SLICEA.K0.INIT 1111111111111111 word: SLICEA.K1.INIT 1110110010100000 word: SLICEB.K0.INIT 1111111111111111 word: SLICEB.K1.INIT 1111111111111111 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 1111111111111111 word: SLICED.K1.INIT 1111111111111111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R64C17:PLC2 arc: E1_H02E0601 H01E0001 arc: H00L0000 V02S0001 arc: H00L0100 V02S0301 arc: N1_V02N0001 H01E0001 arc: N1_V02N0101 H06E0103 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0501 N1_V01S0100 arc: N1_V02N0601 H01E0001 arc: N1_V02N0701 H02E0701 arc: N3_V06N0003 S3_V06N0303 arc: N3_V06N0103 H06E0103 arc: S1_V02S0401 E1_H01W0000 arc: S1_V02S0601 H01E0001 arc: V00T0100 V02S0501 arc: W1_H02W0101 H01E0101 arc: W1_H02W0401 V01N0001 arc: W1_H02W0601 W3_H06E0303 arc: B3 H00R0000 arc: C3 H00L0100 arc: CE1 H02E0101 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D3 V00T0100 arc: F3 F3_SLICE arc: H00R0000 Q6 arc: M6 V00T0100 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q3 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1100111111000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 .tile R64C18:PLC2 arc: H00R0000 V02S0601 arc: H00R0100 V02S0701 arc: N1_V02N0001 H06E0003 arc: N1_V02N0101 H02W0101 arc: N1_V02N0201 N3_V06S0103 arc: N1_V02N0301 N1_V01S0100 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0601 N1_V01S0000 arc: N3_V06N0003 H06E0003 arc: N3_V06N0103 S3_V06N0103 arc: S1_V02S0601 H02E0601 arc: V00B0000 V02N0001 arc: V00B0100 V02S0101 arc: V00T0000 H02W0201 arc: B3 H01W0100 arc: B5 H00L0000 arc: C3 H00R0100 arc: C5 V00B0100 arc: CE0 H00R0000 arc: CE1 W1_H02E0101 arc: CE2 W1_H02E0101 arc: CE3 V02S0601 arc: CLK0 G_HPBX0000 arc: D3 V02N0001 arc: D5 H02W0201 arc: F3 F3_SLICE arc: F5 F5_SLICE arc: H00L0000 Q0 arc: H01W0000 Q3 arc: H01W0100 Q6 arc: M0 V00T0000 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: V01S0000 Q5 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1100111111000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1100111111000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 .tile R64C19:PLC2 arc: N1_V02N0001 H06E0003 arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0201 N1_V01S0000 arc: N1_V02N0501 S3_V06N0303 arc: N1_V02N0601 S3_V06N0303 arc: N1_V02N0701 N3_V06S0203 arc: N3_V06N0103 S3_V06N0003 arc: S1_V02S0001 N3_V06S0003 arc: S1_V02S0301 H06E0003 arc: S1_V02S0701 N1_V01S0100 arc: W1_H02W0101 S3_V06N0103 arc: W1_H02W0201 N1_V02S0201 arc: CE3 H02W0101 arc: CLK0 G_HPBX0000 arc: E1_H02E0401 Q6 arc: M6 H02W0401 arc: MUXCLK3 CLK0 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R64C20:PLC2 arc: E1_H02E0601 N1_V01S0000 arc: E1_H02E0701 E1_H01W0100 arc: N1_V02N0001 N3_V06S0003 arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0201 N1_V01S0000 arc: N1_V02N0601 N1_V01S0000 arc: S1_V02S0201 N1_V02S0201 arc: S1_V02S0401 H02W0401 arc: V00B0100 S1_V02N0101 arc: W1_H02W0101 V02S0101 arc: W1_H02W0401 S1_V02N0401 arc: CE0 V02S0201 arc: CE1 V02S0201 arc: CLK0 G_HPBX0000 arc: E1_H01E0001 Q0 arc: E1_H02E0401 Q4 arc: M0 H02W0601 arc: M2 V00B0100 arc: M4 V00T0000 arc: M6 H02E0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q6 arc: V00T0000 Q2 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R64C21:PLC2 arc: H00R0000 V02S0401 arc: N1_V02N0201 S3_V06N0103 arc: N1_V02N0301 W3_H06E0003 arc: N1_V02N0401 S3_V06N0203 arc: N1_V02N0701 S1_V02N0601 arc: N3_V06N0003 W3_H06E0003 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0401 H02W0401 arc: V00B0000 S1_V02N0001 arc: V00T0000 V02S0401 arc: W1_H02W0401 N3_V06S0203 arc: W1_H02W0601 V01N0001 arc: A4 H02E0701 arc: A7 H00L0000 arc: B4 H00R0000 arc: B7 V00T0000 arc: C4 E1_H02W0401 arc: C5 H02E0401 arc: C7 V00B0100 arc: CLK0 G_HPBX0000 arc: D4 H00R0100 arc: D5 V02S0601 arc: D7 E1_H02W0201 arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H00L0000 Q0 arc: H00R0100 F5 arc: H01W0100 Q0 arc: M0 H01E0001 arc: M2 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: N1_V01N0001 Q2 arc: N1_V01N0101 Q2 arc: N1_V02N0501 F7 arc: N1_V02N0601 F4 arc: V00B0100 F5 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0100110111001111 word: SLICEC.K0.INIT 1001001101101100 word: SLICEC.K1.INIT 1111000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 .tile R64C22:PLC2 arc: E1_H02E0201 E3_H06W0103 arc: E1_H02E0301 E3_H06W0003 arc: E1_H02E0401 V06S0203 arc: E1_H02E0601 N3_V06S0303 arc: E3_H06E0203 W3_H06E0103 arc: H00L0000 V02S0001 arc: H00R0000 W1_H02E0601 arc: H00R0100 H02W0501 arc: N1_V02N0401 E1_H01W0000 arc: N1_V02N0501 S3_V06N0303 arc: N1_V02N0701 E1_H01W0100 arc: N3_V06N0003 W3_H06E0003 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0303 S3_V06N0203 arc: S1_V02S0201 N3_V06S0103 arc: V00B0000 V02S0201 arc: V00B0100 V02N0301 arc: W1_H02W0401 N3_V06S0203 arc: A2 E1_H02W0501 arc: A3 V02N0501 arc: A4 E1_H02W0501 arc: A6 V02N0101 arc: B2 H00R0100 arc: B3 H00L0000 arc: B4 V02S0501 arc: B6 V02S0701 arc: C2 N1_V01N0001 arc: C3 V02N0401 arc: C4 H02W0401 arc: C5 V00B0100 arc: C6 H02W0401 arc: C7 V01N0101 arc: CE0 H00R0000 arc: CLK0 G_HPBX0000 arc: D2 H02W0201 arc: D3 H02W0201 arc: D4 H01W0000 arc: D5 V00B0000 arc: D6 V02N0401 arc: D7 V00B0000 arc: E1_H02E0001 Q0 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F5 arc: M0 E1_H02W0601 arc: MUXCLK0 CLK0 arc: N1_V01N0001 F5 arc: N1_V02N0001 F2 arc: N1_V02N0101 F3 arc: N1_V02N0601 F6 arc: N3_V06N0203 F4 arc: V01S0000 F7 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 1001001101101100 word: SLICED.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 1001001101101100 word: SLICEC.K1.INIT 1111000000000000 word: SLICEB.K0.INIT 0100110111001111 word: SLICEB.K1.INIT 0100110111001111 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ .tile R64C23:PLC2 arc: E1_H02E0101 V02S0101 arc: H00L0000 V02N0001 arc: H00L0100 V02S0101 arc: H00R0000 H02E0401 arc: N1_V02N0001 N1_V01S0000 arc: N1_V02N0201 H02E0201 arc: N1_V02N0301 S1_V02N0201 arc: N1_V02N0401 E3_H06W0203 arc: N1_V02N0501 E1_H01W0100 arc: N1_V02N0601 N1_V01S0000 arc: N1_V02N0701 E1_H01W0100 arc: N3_V06N0003 S3_V06N0003 arc: V00B0000 H02W0401 arc: V00T0000 S1_V02N0401 arc: V00T0100 V02S0701 arc: W1_H02W0201 N1_V01S0000 arc: W1_H02W0401 N1_V01S0000 arc: W1_H02W0501 V06S0303 arc: A2 V00B0000 arc: A3 V01N0101 arc: A4 E1_H01W0000 arc: A6 H00L0000 arc: B2 H00R0000 arc: B3 H02E0301 arc: B4 H00R0000 arc: B6 H02E0301 arc: C2 N1_V01S0100 arc: C3 N1_V01S0100 arc: C4 V00T0100 arc: C5 V00T0000 arc: C6 V00T0100 arc: C7 E1_H02W0401 arc: CE0 H00L0100 arc: CLK0 G_HPBX0000 arc: D2 V00B0100 arc: D3 V01S0100 arc: D4 V02S0601 arc: D5 V02S0401 arc: D6 H00R0100 arc: D7 V02S0401 arc: E1_H01E0101 Q0 arc: E3_H06E0003 Q0 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0100 F7 arc: H01W0000 F6 arc: H01W0100 F2 arc: M0 H02E0601 arc: MUXCLK0 CLK0 arc: N1_V01N0001 F5 arc: N1_V02N0101 F3 arc: N3_V06N0203 F4 arc: V00B0100 F5 arc: V01S0100 F7 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 1001001101101100 word: SLICEC.K1.INIT 1111000000000000 word: SLICEB.K0.INIT 0100110011011111 word: SLICEB.K1.INIT 0100110011011111 word: SLICED.K0.INIT 1001001101101100 word: SLICED.K1.INIT 1111000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 .tile R64C24:PLC2 arc: E1_H02E0001 W1_H02E0001 arc: E1_H02E0401 V01N0001 arc: E3_H06E0303 H01E0101 arc: N1_V02N0001 E3_H06W0003 arc: N1_V02N0101 S1_V02N0001 arc: N1_V02N0201 S1_V02N0201 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0601 E1_H01W0000 arc: N3_V06N0003 S3_V06N0303 arc: S1_V02S0401 N3_V06S0203 arc: S3_V06S0203 N3_V06S0103 arc: V00B0100 V02S0101 arc: V00T0100 V02N0501 arc: W1_H02W0501 V01N0101 arc: W1_H02W0601 N3_V06S0303 arc: CE0 H02E0101 arc: CE2 H02E0101 arc: CLK0 G_HPBX0000 arc: H01W0000 Q6 arc: H01W0100 Q2 arc: M0 V00B0100 arc: M2 V00T0000 arc: M4 V00T0100 arc: M6 N1_V01N0101 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q4 arc: V00T0000 Q0 arc: W1_H02W0401 Q6 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R64C25:PLC2 arc: E1_H02E0701 N3_V06S0203 arc: H00R0000 E1_H02W0601 arc: N1_V02N0001 N3_V06S0003 arc: N1_V02N0101 V01N0101 arc: N1_V02N0201 H02W0201 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0601 E1_H01W0000 arc: N1_V02N0701 V01N0101 arc: N3_V06N0103 S3_V06N0003 arc: S1_V02S0501 N3_V06S0303 arc: V00B0000 E1_H02W0601 arc: V00B0100 V02N0101 arc: V00T0000 H02E0001 arc: W1_H02W0401 E1_H02W0101 arc: B5 H00R0000 arc: B6 H02W0301 arc: B7 V00B0000 arc: C5 V00T0000 arc: C6 H02E0401 arc: C7 V00T0000 arc: CE0 V02S0201 arc: CLK0 G_HPBX0000 arc: D5 S1_V02N0401 arc: D6 V02N0401 arc: D7 S1_V02N0401 arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 Q2 arc: M0 V00B0100 arc: M2 N1_V01N0001 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: N1_V01N0001 Q0 arc: N1_V01N0101 F5 arc: N1_V02N0501 F7 arc: N3_V06N0303 F6 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1100001100111100 word: SLICED.K0.INIT 1100001100111100 word: SLICED.K1.INIT 1111110011000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.A1MUX 1 .tile R64C26:PLC2 arc: E1_H02E0001 V06S0003 arc: E1_H02E0201 V02S0201 arc: E1_H02E0401 N3_V06S0203 arc: H00L0000 V02S0201 arc: N1_V02N0001 H06E0003 arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0201 N1_V01S0000 arc: N1_V02N0301 N3_V06S0003 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0501 N3_V06S0303 arc: N1_V02N0601 E1_H01W0000 arc: V00B0100 V02S0101 arc: V00T0100 S1_V02N0701 arc: W1_H02W0301 E1_H01W0100 arc: CE2 H00L0000 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: H01W0000 Q0 arc: M0 V00B0000 arc: M2 N1_V01N0001 arc: M4 V00T0100 arc: M6 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q4 arc: V00B0000 Q6 arc: W1_H02W0201 Q2 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R64C27:PLC2 arc: E1_H02E0101 N3_V06S0103 arc: E1_H02E0601 V06S0303 arc: H00L0000 H02E0201 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0201 E1_H01W0000 arc: N1_V02N0401 N3_V06S0203 arc: N1_V02N0501 N3_V06S0303 arc: N1_V02N0601 H06E0303 arc: N1_V02N0701 N1_V01S0100 arc: S1_V02S0001 H02E0001 arc: S1_V02S0301 V01N0101 arc: V00B0000 V02S0201 arc: V00B0100 W1_H02E0701 arc: W1_H02W0101 E1_H02W0001 arc: CE0 V02N0201 arc: CE1 H00L0000 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: H01W0000 Q4 arc: H01W0100 Q2 arc: M0 V00B0000 arc: M2 V00B0100 arc: M4 V00T0000 arc: M6 H02E0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q4 arc: N1_V02N0001 Q2 arc: V00T0000 Q0 arc: W1_H02W0601 Q6 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R64C28:PLC2 arc: E1_H01E0101 W3_H06E0203 arc: H00R0100 H02W0701 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0001 N1_V01S0000 arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0501 N3_V06S0303 arc: N1_V02N0701 N1_V01S0100 arc: V00B0000 V02S0001 arc: V00B0100 H02W0501 arc: V00T0100 H02E0101 arc: W3_H06W0003 V06S0003 arc: CE0 H00R0100 arc: CE2 H00R0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: E1_H01E0001 Q6 arc: H01W0000 Q4 arc: M0 V00T0100 arc: M2 H02W0601 arc: M4 V00B0100 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q4 arc: N1_V02N0201 Q0 arc: W3_H06W0103 Q2 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R64C29:PLC2 arc: E1_H02E0601 E1_H01W0000 arc: H00R0100 V02S0701 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0101 H01E0101 arc: S1_V02S0301 V01N0101 arc: V00B0100 S1_V02N0301 arc: W1_H02W0501 N3_V06S0303 arc: W1_H02W0601 H01E0001 arc: W1_H02W0701 V02S0701 arc: CE1 H00R0100 arc: CE3 H00R0100 arc: CLK0 G_HPBX0000 arc: M0 V00B0000 arc: M2 W1_H02E0601 arc: M4 V00T0000 arc: M6 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: V00B0000 Q6 arc: V00T0000 Q2 arc: W1_H02W0001 Q0 arc: W3_H06W0203 Q4 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R64C2:PLC2 arc: E1_H02E0201 E1_H01W0000 arc: N1_V02N0001 N1_V01S0000 arc: N1_V02N0701 N1_V01S0100 arc: V00B0100 E1_H02W0701 arc: V00T0100 V02N0701 arc: A1 E1_H01E0001 arc: B1 H01W0100 arc: C0 E1_H02W0401 arc: C1 H00L0000 arc: C3 H02W0401 arc: C5 E1_H02W0601 arc: C7 V00B0100 arc: CLK0 G_HPBX0000 arc: D0 V02N0001 arc: D1 E1_H02W0001 arc: D3 V02N0201 arc: D5 V02N0401 arc: D7 V02N0601 arc: E1_H01E0001 Q7 arc: E1_H01E0101 Q0 arc: E1_H02E0301 Q3 arc: E1_H02E0701 Q5 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H00L0000 Q0 arc: H01W0100 Q3 arc: LSR0 V00T0100 arc: LSR1 V00T0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR1 LSR1 arc: MUXLSR2 LSR0 arc: MUXLSR3 LSR0 arc: S1_V02S0101 F1 arc: V01S0000 F1 arc: V01S0100 Q5 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000011110000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000011110000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000011110000 word: SLICEA.K0.INIT 0000000011110000 word: SLICEA.K1.INIT 0000000000000001 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 .tile R64C30:PLC2 arc: H00R0100 V02S0701 arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0301 N1_V01S0100 arc: V00B0000 V02N0001 arc: V00B0100 N1_V02S0101 arc: CE2 H00R0100 arc: CLK0 G_HPBX0000 arc: H01W0000 Q4 arc: M0 H02E0601 arc: M2 V00B0000 arc: M4 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N3_V06N0103 Q2 arc: W3_H06W0003 Q0 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R64C31:PLC2 arc: N3_V06N0003 S3_V06N0003 .tile R64C3:PLC2 arc: E1_H02E0401 H01E0001 arc: E1_H02E0501 H01E0101 arc: E1_H02E0701 V02N0701 arc: H00L0100 V02S0101 arc: S1_V02S0201 H02E0201 arc: S1_V02S0401 E1_H01W0000 arc: S1_V02S0501 N1_V01S0100 arc: V00T0000 V02N0601 arc: V00T0100 V02N0501 arc: W1_H02W0401 E1_H02W0101 arc: A0 V02S0701 arc: A2 V02S0501 arc: A3 H00L0100 arc: A4 H02E0701 arc: A5 V00T0000 arc: A6 S1_V02N0101 arc: A7 V00T0100 arc: E1_H01E0001 F4 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F7 arc: N1_V01N0001 F5 arc: N1_V02N0201 F2 arc: S1_V02S0601 F6 arc: V01S0000 F3 word: SLICED.K0.INIT 0101101010101010 word: SLICED.K1.INIT 0101101010101010 word: SLICEC.K0.INIT 0101101010101010 word: SLICEC.K1.INIT 0101101010101010 word: SLICEB.K0.INIT 1001011010101010 word: SLICEB.K1.INIT 0101101010101010 word: SLICEA.K0.INIT 0000000000001010 word: SLICEA.K1.INIT 1111111111111111 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 YES enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R64C4:PLC2 arc: E1_H02E0201 N1_V01S0000 arc: E1_H02E0301 W1_H02E0301 arc: E1_H02E0401 N1_V01S0000 arc: E1_H02E0501 V01N0101 arc: E3_H06E0003 N1_V01S0000 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0101 N1_V01S0100 arc: N3_V06N0103 E3_H06W0103 arc: V00B0000 V02N0001 arc: V00T0100 S1_V02N0501 arc: W1_H02W0001 E1_H02W0501 arc: W1_H02W0401 E1_H01W0000 arc: W1_H02W0601 H01E0001 arc: W1_H02W0701 E1_H01W0100 arc: A0 V02N0701 arc: A1 V02N0501 arc: A2 V00B0000 arc: A3 H02E0701 arc: A4 V00T0100 arc: A5 H02W0701 arc: A6 S1_V02N0101 arc: A7 S1_V02N0301 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F2 arc: N1_V01N0001 F1 arc: S1_V02S0001 F0 arc: S1_V02S0401 F4 arc: S1_V02S0501 F5 arc: S1_V02S0601 F6 arc: S1_V02S0701 F7 arc: V01S0100 F3 word: SLICED.K0.INIT 0101101010101010 word: SLICED.K1.INIT 0101101010101010 word: SLICEC.K0.INIT 0101101010101010 word: SLICEC.K1.INIT 0101101010101010 word: SLICEA.K0.INIT 0101101010101010 word: SLICEA.K1.INIT 0101101010101010 word: SLICEB.K0.INIT 0101101010101010 word: SLICEB.K1.INIT 0101101010101010 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R64C5:PLC2 arc: E1_H02E0301 N1_V02S0301 arc: E1_H02E0701 V02S0701 arc: H00L0100 H02E0301 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0201 V01N0001 arc: N1_V02N0701 N1_V01S0100 arc: S1_V02S0301 V01N0101 arc: S1_V02S0401 H02E0401 arc: S1_V02S0601 N1_V01S0000 arc: V00B0000 W1_H02E0401 arc: W1_H02W0701 S1_V02N0701 arc: A0 V02N0501 arc: A1 H02E0501 arc: A2 V00B0000 arc: A3 H00L0100 arc: A4 W1_H02E0501 arc: A5 E1_H01W0000 arc: E1_H01E0001 F5 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: H01W0000 F4 arc: H01W0100 F2 arc: S1_V02S0001 F0 arc: V01S0000 F1 arc: W1_H02W0101 F3 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000001010 word: SLICEC.K0.INIT 0101101010101010 word: SLICEC.K1.INIT 0101101010101010 word: SLICEB.K0.INIT 0101101010101010 word: SLICEB.K1.INIT 0101101010101010 word: SLICEA.K0.INIT 0101101010101010 word: SLICEA.K1.INIT 0101101010101010 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R64C6:PLC2 arc: E1_H02E0201 V02S0201 arc: E1_H02E0501 E1_H01W0100 arc: H00L0000 W1_H02E0201 arc: H00L0100 H02E0301 arc: H00R0000 V02S0401 arc: H00R0100 V02S0701 arc: N1_V02N0001 E1_H02W0001 arc: S1_V02S0201 N1_V01S0000 arc: S1_V02S0401 W1_H02E0401 arc: V00B0000 V02N0201 arc: V00B0100 H02E0701 arc: V00T0000 V02S0601 arc: A3 H00L0100 arc: A5 V00T0100 arc: B0 H00R0100 arc: B2 H01W0100 arc: B3 H00L0000 arc: B5 V02S0701 arc: C0 V02S0601 arc: C1 H00R0100 arc: C2 H00L0100 arc: C3 V02S0401 arc: C5 V00T0000 arc: C7 H01E0001 arc: CLK0 G_HPBX0000 arc: D0 V00B0100 arc: D1 N1_V01S0000 arc: D2 H00R0000 arc: D3 V01S0100 arc: D5 V02S0401 arc: D7 V00B0000 arc: E1_H01E0001 Q3 arc: E1_H01E0101 F1 arc: E1_H02E0001 Q0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H01W0000 Q7 arc: H01W0100 Q3 arc: LSR0 H02W0501 arc: LSR1 H02W0501 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR1 LSR0 arc: MUXLSR3 LSR0 arc: N1_V01N0001 F2 arc: N1_V02N0201 F2 arc: N1_V02N0301 Q3 arc: V00T0100 Q3 arc: V01S0000 Q0 arc: V01S0100 F5 arc: W1_H02W0001 F0 arc: W1_H02W0501 Q7 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0010101010101010 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000011110000 word: SLICEB.K0.INIT 0011000011111111 word: SLICEB.K1.INIT 1111111100100000 word: SLICEA.K0.INIT 1100000000000000 word: SLICEA.K1.INIT 0000111100000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 .tile R64C7:PLC2 arc: E1_H02E0001 N1_V01S0000 arc: H00R0100 W1_H02E0701 arc: N1_V02N0001 H06E0003 arc: N1_V02N0301 E1_H01W0100 arc: N1_V02N0401 E1_H01W0000 arc: N1_V02N0601 H01E0001 arc: N1_V02N0701 H01E0101 arc: V00B0000 V02S0201 arc: V00T0100 V02S0501 arc: W1_H02W0501 E1_H02W0501 arc: A0 V02N0501 arc: A1 V02N0501 arc: A2 V02N0501 arc: A3 V02N0501 arc: A4 H02W0701 arc: A5 N1_V01N0101 arc: A6 H00R0000 arc: A7 Q7 arc: B0 V02N0301 arc: B1 V02N0101 arc: B2 V02N0301 arc: B3 V02N0101 arc: B4 H02W0301 arc: B5 S1_V02N0701 arc: B6 V02N0701 arc: B7 V02N0701 arc: C0 E1_H02W0401 arc: C1 E1_H02W0401 arc: C2 E1_H02W0401 arc: C3 E1_H02W0401 arc: C4 H02W0601 arc: C5 V01N0101 arc: C6 V00T0100 arc: C7 V00T0100 arc: CE3 H00R0100 arc: CLK1 G_HPBX0000 arc: D0 E1_H02W0201 arc: D1 E1_H02W0201 arc: D2 E1_H02W0201 arc: D3 E1_H02W0201 arc: D4 V02N0601 arc: D5 N1_V02S0601 arc: D6 V02S0601 arc: D7 V02S0601 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0000 Q6 arc: H01W0100 Q6 arc: LSR1 V00B0000 arc: MUXCLK0 CLK1 arc: MUXCLK1 CLK1 arc: MUXCLK3 CLK1 arc: N1_V01N0101 Q7 arc: N1_V02N0101 Q1 arc: N1_V02N0201 Q0 arc: N3_V06N0003 Q3 arc: N3_V06N0103 Q2 word: SLICED.K0.INIT 1110001010101010 word: SLICED.K1.INIT 1011100010101010 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK .tile R64C8:PLC2 arc: E1_H02E0101 E1_H01W0100 arc: E1_H02E0501 E1_H01W0100 arc: E1_H02E0601 E1_H01W0000 arc: E1_H02E0701 V06S0203 arc: H00R0000 H02W0601 arc: N1_V02N0001 W1_H02E0001 arc: N1_V02N0101 E3_H06W0103 arc: N1_V02N0201 N1_V01S0000 arc: N1_V02N0301 N1_V01S0100 arc: N1_V02N0701 S1_V02N0601 arc: N3_V06N0203 S3_V06N0203 arc: S1_V02S0001 H02W0001 arc: S1_V02S0101 H02W0101 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0601 E1_H01W0000 arc: S1_V02S0701 E1_H01W0100 arc: V00B0000 V02S0001 arc: V00T0000 W1_H02E0201 arc: W1_H02W0301 E1_H01W0100 arc: W1_H02W0601 E1_H02W0301 arc: W1_H02W0701 S1_V02N0701 arc: A0 V02N0501 arc: A1 V02N0501 arc: A2 V02N0501 arc: A3 V02N0501 arc: A4 S1_V02N0101 arc: A5 W1_H02E0501 arc: A7 E1_H01W0000 arc: B0 V02N0301 arc: B1 V02N0101 arc: B2 V02N0101 arc: B3 V02N0301 arc: B4 H00R0000 arc: B5 V02N0701 arc: B6 N1_V01S0000 arc: B7 E1_H02W0301 arc: C0 H02W0401 arc: C1 H02W0401 arc: C2 H02W0401 arc: C3 H02W0401 arc: C4 E1_H02W0601 arc: C5 V00T0000 arc: C6 V02N0201 arc: C7 V01N0101 arc: CLK1 G_HPBX0000 arc: D0 H02W0201 arc: D1 H02W0201 arc: D2 H02W0201 arc: D3 H02W0201 arc: D4 V02N0601 arc: D5 H02E0001 arc: D6 H00R0100 arc: D7 V01N0001 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0100 F7 arc: H01W0000 Q1 arc: H01W0100 Q3 arc: LSR1 V00B0000 arc: MUXCLK0 CLK1 arc: MUXCLK1 CLK1 arc: N1_V01N0001 F7 arc: N1_V02N0401 F6 arc: N1_V02N0601 F6 arc: N3_V06N0103 Q2 arc: W1_H02W0001 Q0 word: SLICED.K0.INIT 0011001111110000 word: SLICED.K1.INIT 0000100100000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ .tile R64C9:PLC2 arc: H00L0100 V02N0301 arc: H00R0100 H02E0701 arc: N1_V02N0601 S1_V02N0601 arc: N3_V06N0003 E3_H06W0003 arc: N3_V06N0203 S3_V06N0103 arc: S1_V02S0301 H02W0301 arc: S1_V02S0501 H02E0501 arc: S1_V02S0601 N1_V01S0000 arc: V00B0100 V02N0301 arc: V00T0100 V02S0501 arc: W1_H02W0101 V06S0103 arc: W1_H02W0501 V02N0501 arc: A2 H02E0501 arc: A5 H02E0501 arc: A7 H00R0000 arc: B2 H02W0301 arc: B3 H02W0301 arc: B4 H02E0101 arc: B5 H00L0000 arc: B6 V00B0000 arc: B7 V00T0000 arc: C0 H00L0000 arc: C1 H00L0000 arc: C2 S1_V02N0401 arc: C3 H02E0601 arc: C4 S1_V02N0201 arc: C5 S1_V02N0001 arc: C6 V00B0100 arc: C7 V00T0100 arc: CLK0 G_HPBX0000 arc: D0 N1_V01S0000 arc: D1 N1_V01S0000 arc: D2 V02S0201 arc: D3 V01S0100 arc: D4 V02S0601 arc: D5 H00L0100 arc: D6 V02N0401 arc: D7 H00R0100 arc: E1_H01E0001 Q2 arc: E1_H01E0101 Q2 arc: E1_H02E0001 Q0 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00L0000 Q0 arc: H00R0000 Q6 arc: H01W0000 Q6 arc: H01W0100 Q4 arc: LSR0 H02W0501 arc: LSR1 H02W0501 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR0 arc: MUXLSR1 LSR1 arc: MUXLSR2 LSR1 arc: MUXLSR3 LSR0 arc: N1_V01N0001 F7 arc: N1_V01N0101 F5 arc: N1_V02N0301 F3 arc: S1_V02S0001 Q0 arc: S1_V02S0401 Q4 arc: V00B0000 Q6 arc: V00T0000 Q2 arc: V01S0000 F1 arc: V01S0100 F5 arc: W1_H02W0001 Q0 arc: W1_H02W0201 F0 arc: W1_H02W0401 F6 arc: W1_H02W0601 Q4 word: SLICED.K0.INIT 0011110011001100 word: SLICED.K1.INIT 1001011000000000 word: SLICEA.K0.INIT 0000111111110000 word: SLICEA.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 0011110011001100 word: SLICEC.K1.INIT 0101110100000100 word: SLICEB.K0.INIT 0110110011001100 word: SLICEB.K1.INIT 1111001100110000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A1MUX 1 .tile R65C10:PLC2 arc: E1_H02E0301 E1_H01W0100 arc: E1_H02E0701 E1_H01W0100 arc: H00L0100 H02W0301 arc: H00R0000 V02N0401 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0203 N1_V02S0701 arc: V00B0100 V02S0301 arc: V00T0100 H02W0301 arc: W1_H02W0501 E1_H02W0401 arc: W1_H02W0701 H01E0101 arc: W3_H06W0303 N3_V06S0303 arc: A0 H00L0000 arc: A3 E1_H01E0001 arc: A4 E1_H02W0701 arc: A6 H00R0000 arc: B0 H01W0100 arc: B2 H00R0000 arc: B3 H00R0000 arc: B4 V00B0100 arc: B6 V00T0000 arc: B7 V00T0000 arc: C0 H00L0100 arc: C1 H00L0100 arc: C2 H00L0100 arc: C3 H00L0100 arc: C4 V02S0201 arc: C5 V00T0100 arc: C6 V00T0100 arc: C7 V00T0100 arc: CE2 S1_V02N0601 arc: CLK0 G_HPBX0000 arc: D0 V01S0100 arc: D1 V01S0100 arc: D2 V01S0100 arc: D3 V01S0100 arc: D4 H02W0001 arc: D5 V00B0000 arc: D6 V00B0000 arc: D7 V00B0000 arc: E1_H01E0001 Q6 arc: E1_H01E0101 Q2 arc: E1_H02E0401 Q6 arc: F0 F5A_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F5D_SLICE arc: H00L0000 Q2 arc: H01W0000 Q0 arc: H01W0100 Q6 arc: LSR1 E1_H02W0501 arc: M0 H02E0601 arc: M2 V00T0000 arc: M6 N1_V01N0101 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR1 LSR1 arc: MUXLSR2 LSR1 arc: MUXLSR3 LSR1 arc: N1_V01N0001 Q5 arc: N1_V01N0101 Q6 arc: N1_V02N0201 Q2 arc: N1_V02N0701 F5 arc: S1_V02S0601 F4 arc: V00B0000 F4 arc: V00T0000 Q2 arc: V01S0000 Q0 arc: V01S0100 F4 word: SLICEC.K0.INIT 0000001000001010 word: SLICEC.K1.INIT 1111000000000000 word: SLICEB.K0.INIT 1100000000000000 word: SLICEB.K1.INIT 0001111111111111 word: SLICED.K0.INIT 1000000000000000 word: SLICED.K1.INIT 0011111111111111 word: SLICEA.K0.INIT 0111000000000000 word: SLICEA.K1.INIT 0000111111111111 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 .tile R65C11:PLC2 arc: E1_H02E0001 S1_V02N0001 arc: E1_H02E0301 S1_V02N0301 arc: E1_H02E0601 V01N0001 arc: E1_H02E0701 E1_H01W0100 arc: H00R0000 N1_V02S0601 arc: N1_V02N0101 H01E0101 arc: N1_V02N0401 H02E0401 arc: S1_V02S0001 E1_H02W0001 arc: S1_V02S0401 H02W0401 arc: S1_V02S0601 E1_H01W0000 arc: S3_V06S0203 H06W0203 arc: V00T0000 H02W0201 arc: V00T0100 V02N0501 arc: W1_H02W0001 N1_V02S0001 arc: W1_H02W0301 N1_V02S0301 arc: A0 H00R0000 arc: A1 H00R0000 arc: A2 V02N0701 arc: A3 V02N0701 arc: A4 V00T0100 arc: A5 E1_H02W0501 arc: A6 H02E0701 arc: A7 Q7 arc: B0 H00R0100 arc: B1 H00R0100 arc: B2 H00R0100 arc: B3 H00R0100 arc: B4 S1_V02N0701 arc: B5 V02N0701 arc: B6 V00B0000 arc: B7 V00B0000 arc: C0 N1_V01N0001 arc: C1 N1_V01N0001 arc: C2 N1_V01N0001 arc: C3 V02S0601 arc: C4 V02N0201 arc: C5 V02S0001 arc: C6 V00T0000 arc: C7 V00T0000 arc: CLK1 G_HPBX0000 arc: D0 H02W0201 arc: D1 H02W0201 arc: D2 H02W0201 arc: D3 H02W0201 arc: D4 V01N0001 arc: D5 N1_V02S0601 arc: D6 E1_H02W0201 arc: D7 E1_H02W0201 arc: E1_H02E0401 Q6 arc: E1_H02E0501 Q7 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0100 Q7 arc: H01W0100 Q7 arc: LSR0 H02W0501 arc: LSR1 H02W0301 arc: MUXCLK3 CLK1 arc: MUXLSR3 LSR0 arc: N1_V01N0001 Q6 arc: N1_V02N0201 F0 arc: V00B0000 Q6 arc: V01S0000 F1 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0110010011001100 word: SLICED.K1.INIT 0101001010101010 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICEC.MODE RAMW enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE DPRAM enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: CLK1.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE DPRAM enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.WREMUX WRE enum: CLK1.CLKMUX CLK .tile R65C12:PLC2 arc: E1_H02E0101 N3_V06S0103 arc: E1_H02E0401 V02S0401 arc: E1_H02E0501 E3_H06W0303 arc: H00R0000 E1_H02W0401 arc: H00R0100 E1_H02W0501 arc: N1_V02N0501 E3_H06W0303 arc: N1_V02N0601 E3_H06W0303 arc: N1_V02N0701 E3_H06W0203 arc: N3_V06N0203 E3_H06W0203 arc: S1_V02S0701 E3_H06W0203 arc: V00B0000 V02N0201 arc: V00T0000 E1_H02W0001 arc: V00T0100 V02S0501 arc: W1_H02W0401 E3_H06W0203 arc: W1_H02W0501 E3_H06W0303 arc: W1_H02W0701 N1_V01S0100 arc: W3_H06W0003 E3_H06W0303 arc: W3_H06W0203 E3_H06W0203 arc: W3_H06W0303 E3_H06W0203 arc: A0 H00R0000 arc: A2 H02E0701 arc: A7 H02E0501 arc: B0 H02E0301 arc: B2 W1_H02E0301 arc: B3 H01W0100 arc: B4 V02N0501 arc: B5 V01S0000 arc: B7 V00B0000 arc: C0 E1_H01W0000 arc: C1 H00L0000 arc: C2 H02E0401 arc: C3 H02E0601 arc: C4 V00T0000 arc: C5 V00T0100 arc: C7 H02E0401 arc: CE0 S1_V02N0201 arc: CLK0 G_HPBX0000 arc: D0 N1_V02S0001 arc: D1 E1_H02W0001 arc: D2 V01S0100 arc: D3 V00B0100 arc: D4 H00R0100 arc: D5 H00L0100 arc: D7 V02N0401 arc: E1_H01E0001 F5 arc: E1_H01E0101 F3 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H00L0000 F0 arc: H00L0100 F3 arc: H01W0000 F0 arc: H01W0100 Q2 arc: LSR0 E1_H02W0301 arc: LSR1 E1_H02W0301 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXLSR0 LSR0 arc: MUXLSR1 LSR0 arc: MUXLSR2 LSR1 arc: N1_V01N0001 Q1 arc: N1_V01N0101 Q4 arc: S1_V02S0001 F0 arc: S1_V02S0501 F5 arc: V00B0100 F7 arc: V01S0000 Q1 arc: V01S0100 F5 arc: W1_H02W0201 Q2 arc: W1_H02W0301 F1 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1000001001000001 word: SLICEA.K0.INIT 0000001000001010 word: SLICEA.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 0000000011000000 word: SLICEC.K1.INIT 1100000011110000 word: SLICEB.K0.INIT 0001010110101010 word: SLICEB.K1.INIT 1100001100000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A1MUX 1 .tile R65C13:PLC2 arc: E1_H02E0001 V02N0001 arc: E1_H02E0301 V06S0003 arc: E1_H02E0701 E1_H01W0100 arc: H00L0100 V02S0101 arc: N1_V02N0601 N3_V06S0303 arc: S3_V06S0003 N3_V06S0003 arc: V00B0000 V02N0001 arc: V00B0100 V02S0301 arc: V00T0000 W1_H02E0001 arc: V00T0100 S1_V02N0501 arc: W1_H02W0001 E1_H01W0000 arc: W1_H02W0201 H01E0001 arc: W1_H02W0501 E1_H02W0401 arc: A5 V00T0000 arc: B0 H01W0100 arc: B5 V00B0100 arc: C0 F4 arc: C1 H02E0401 arc: C5 E1_H01E0101 arc: C7 V00T0100 arc: CE1 H00R0000 arc: CE2 H00L0000 arc: CLK0 G_HPBX0000 arc: D0 H02W0001 arc: D1 H01E0101 arc: D5 H00L0100 arc: D7 V00B0000 arc: E1_H01E0001 Q2 arc: E1_H01E0101 F1 arc: E1_H02E0401 F4 arc: E1_H02E0601 Q4 arc: E3_H06E0203 F4 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F4 F5C_SLICE arc: F7 F7_SLICE arc: H00L0000 F0 arc: H00R0000 F4 arc: H01W0000 F1 arc: H01W0100 Q4 arc: LSR0 H02E0501 arc: LSR1 H02E0501 arc: M2 N1_V01N0001 arc: M4 H02W0401 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXLSR1 LSR0 arc: MUXLSR2 LSR1 arc: N1_V01N0001 F4 arc: N1_V02N0401 F4 arc: S3_V06S0203 F7 arc: V01S0000 Q4 arc: V01S0100 Q4 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1111000000000000 word: SLICEA.K0.INIT 1111110011110000 word: SLICEA.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 1111111111111111 word: SLICEC.K1.INIT 0000111100101111 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET SET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET SET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 .tile R65C14:PLC2 arc: E1_H02E0201 E1_H01W0000 arc: E1_H02E0601 E1_H01W0000 arc: E3_H06E0303 N3_V06S0303 arc: H00L0000 V02S0001 arc: H00L0100 H02W0301 arc: H00R0000 H02E0601 arc: H00R0100 V02S0501 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0001 N1_V01S0000 arc: N1_V02N0201 N1_V01S0000 arc: N1_V02N0301 E1_H02W0301 arc: S1_V02S0101 W1_H02E0101 arc: V00B0000 H02E0601 arc: V00B0100 V02S0301 arc: V00T0100 E1_H02W0301 arc: W1_H02W0301 E1_H02W0201 arc: W1_H02W0401 H01E0001 arc: A3 H02E0701 arc: A4 V00B0000 arc: A6 H00R0000 arc: B1 E1_H01W0100 arc: B2 E1_H02W0101 arc: B3 E1_H02W0101 arc: B4 V02S0701 arc: B6 V02N0701 arc: C0 H00L0000 arc: C1 V02S0601 arc: C2 H00R0100 arc: C3 H00R0100 arc: C4 E1_H01E0101 arc: C5 V02S0201 arc: C6 E1_H01E0101 arc: C7 S1_V02N0001 arc: CE0 V02N0201 arc: CLK0 G_HPBX0000 arc: D0 V00T0100 arc: D1 F0 arc: D2 V00B0100 arc: D3 V00B0100 arc: D4 F2 arc: D5 H02E0001 arc: D6 F2 arc: D7 H00L0100 arc: E1_H01E0001 F1 arc: E1_H01E0101 F7 arc: E1_H02E0001 F2 arc: E1_H02E0301 Q1 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0000 F2 arc: H01W0100 Q1 arc: M2 V00T0000 arc: MUXCLK0 CLK0 arc: N1_V01N0101 F2 arc: N3_V06N0203 F4 arc: N3_V06N0303 F5 arc: S1_V02S0201 F2 arc: S1_V02S0501 F7 arc: S3_V06S0203 F4 arc: S3_V06S0303 F6 arc: V00T0000 F0 arc: V01S0000 F2 arc: V01S0100 F2 arc: W1_H02W0001 F2 arc: W1_H02W0501 F7 arc: W3_H06W0203 F4 word: SLICEC.K0.INIT 1000000000000000 word: SLICEC.K1.INIT 1111000000000000 word: SLICED.K0.INIT 1000000000000000 word: SLICED.K1.INIT 1111000000000000 word: SLICEA.K0.INIT 1111000000000000 word: SLICEA.K1.INIT 1111110011001100 word: SLICEB.K0.INIT 1111001100000000 word: SLICEB.K1.INIT 1111101110111011 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 .tile R65C15:PLC2 arc: E1_H02E0201 V02S0201 arc: E1_H02E0401 V02S0401 arc: E3_H06E0303 N3_V06S0303 arc: H00L0000 H02E0001 arc: H00L0100 H02E0301 arc: N1_V02N0201 H02E0201 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0601 H02E0601 arc: N1_V02N0701 E1_H02W0701 arc: N3_V06N0203 H06W0203 arc: S1_V02S0001 N1_V02S0001 arc: S1_V02S0201 N3_V06S0103 arc: S1_V02S0701 N1_V02S0701 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 N3_V06S0303 arc: V00B0100 H02W0701 arc: V00T0000 V02S0601 arc: V00T0100 W1_H02E0301 arc: W1_H02W0301 N1_V02S0301 arc: W1_H02W0401 H01E0001 arc: W3_H06W0303 N3_V06S0303 arc: A1 V02S0501 arc: A5 Q5 arc: B1 V02S0101 arc: B4 H00R0000 arc: B5 H00R0000 arc: C1 W1_H02E0401 arc: C4 V00T0000 arc: C5 V00T0000 arc: C6 W1_H02E0401 arc: C7 E1_H01E0101 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D1 V00T0100 arc: D4 H01W0000 arc: D5 H01W0000 arc: D6 H02E0001 arc: D7 H00L0100 arc: E1_H01E0001 F7 arc: E1_H01E0101 Q6 arc: E1_H02E0601 Q4 arc: E1_H02E0701 Q5 arc: F0 F5A_SLICE arc: F1 FXA_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0000 Q4 arc: H01W0000 F1 arc: H01W0100 F7 arc: LSR0 V00B0100 arc: M0 H02W0601 arc: M1 E1_H02W0001 arc: M2 H02W0601 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR2 LSR0 arc: MUXLSR3 LSR0 arc: N1_V01N0001 Q5 arc: N1_V01N0101 Q4 arc: V01S0000 Q6 word: SLICEC.K0.INIT 0011110011000011 word: SLICEC.K1.INIT 0110101010101001 word: SLICED.K0.INIT 0000111111111111 word: SLICED.K1.INIT 1111000000000000 word: SLICEA.K0.INIT 1111111111111111 word: SLICEA.K1.INIT 1110110010100000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R65C16:PLC2 arc: E1_H02E0301 E1_H01W0100 arc: E3_H06E0003 N3_V06S0003 arc: H00L0000 V02S0001 arc: H00L0100 V02S0101 arc: H00R0000 H02E0601 arc: H00R0100 H02E0701 arc: N1_V02N0201 H01E0001 arc: N1_V02N0401 H06E0203 arc: N1_V02N0601 N1_V01S0000 arc: S1_V02S0001 N1_V02S0501 arc: S3_V06S0003 N3_V06S0003 arc: V00B0000 H02E0601 arc: V00T0100 V02S0501 arc: W1_H02W0101 H01E0101 arc: W1_H02W0201 E1_H02W0701 arc: W1_H02W0601 V02S0601 arc: W1_H02W0701 E1_H02W0701 arc: A0 H02E0701 arc: A1 H02E0701 arc: B0 V00B0000 arc: B1 V00B0000 arc: B2 H00R0100 arc: C0 H02E0401 arc: C1 H02E0401 arc: C2 H02E0601 arc: C3 H00R0100 arc: D0 H02E0201 arc: D1 H02E0201 arc: D2 H02E0201 arc: D3 H00R0000 arc: E1_H01E0001 F3 arc: F0 F5A_SLICE arc: F1 FXA_SLICE arc: F2 F5B_SLICE arc: F3 FXB_SLICE arc: F4 F5C_SLICE arc: F5 FXC_SLICE arc: F6 F5D_SLICE arc: M0 V00T0100 arc: M1 H00L0100 arc: M2 V00T0100 arc: M3 H00L0000 arc: M4 V00T0100 arc: M5 H00L0100 arc: M6 V00T0100 arc: N1_V02N0301 F3 arc: W1_H02W0301 F3 word: SLICEA.K0.INIT 0111000100010001 word: SLICEA.K1.INIT 0001000100010111 word: SLICEB.K0.INIT 0000001100111111 word: SLICEB.K1.INIT 0000000000001111 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R65C17:PLC2 arc: E1_H02E0001 N1_V02S0001 arc: H00L0000 N1_V02S0001 arc: H00L0100 N1_V02S0301 arc: H00R0000 V02S0601 arc: V00B0000 N1_V02S0201 arc: V00B0100 N1_V02S0301 arc: V00T0000 H02W0001 arc: W1_H02W0001 H01E0001 arc: W1_H02W0701 E1_H01W0100 arc: A6 N1_V01N0101 arc: B1 V02N0101 arc: B6 V01S0000 arc: B7 H02E0301 arc: C1 H00L0100 arc: C6 E1_H02W0601 arc: C7 V00B0100 arc: CE0 H00R0000 arc: CE1 H00L0000 arc: CE2 H00L0000 arc: CE3 V02S0601 arc: CLK0 G_HPBX0000 arc: D1 N1_V02S0201 arc: D6 V02S0401 arc: D7 H02W0001 arc: F1 F1_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0100 Q4 arc: M2 V00B0000 arc: M4 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 F6 arc: N1_V01N0101 Q7 arc: V01S0000 Q1 arc: V01S0100 Q2 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1100111111000000 word: SLICED.K0.INIT 0000000000000001 word: SLICED.K1.INIT 1100111111000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 .tile R65C18:PLC2 arc: H00L0000 H02E0001 arc: H00L0100 N1_V02S0101 arc: H00R0000 V02S0601 arc: N1_V02N0001 H02W0001 arc: N1_V02N0401 E3_H06W0203 arc: N1_V02N0501 N3_V06S0303 arc: N3_V06N0203 E3_H06W0203 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 H06E0303 arc: V00B0000 N1_V02S0001 arc: V00B0100 N1_V02S0101 arc: V00T0000 H02W0201 arc: V00T0100 H02W0301 arc: W1_H02W0001 N3_V06S0003 arc: W1_H02W0701 E3_H06W0203 arc: W3_H06W0203 E3_H06W0203 arc: W3_H06W0303 E3_H06W0203 arc: A6 N1_V01N0101 arc: B1 H02W0101 arc: B6 N1_V01S0000 arc: B7 V02N0701 arc: C1 H00L0100 arc: C6 V00T0100 arc: C7 V00B0100 arc: CE0 H00R0000 arc: CE1 H00L0000 arc: CE2 H00L0000 arc: CE3 V02S0601 arc: CLK0 G_HPBX0000 arc: D1 N1_V02S0001 arc: D6 E1_H01W0100 arc: D7 H02W0201 arc: E1_H01E0001 Q1 arc: E1_H01E0101 Q2 arc: F1 F1_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0100 F6 arc: M2 V00B0000 arc: M4 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q7 arc: V01S0100 Q4 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1100111111000000 word: SLICED.K0.INIT 0000000000000001 word: SLICED.K1.INIT 1100111111000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 .tile R65C19:PLC2 arc: E1_H02E0601 E1_H01W0000 arc: H00L0000 N1_V02S0201 arc: H00L0100 V02S0301 arc: H00R0100 V02S0701 arc: S1_V02S0301 H06E0003 arc: S3_V06S0003 H06E0003 arc: S3_V06S0203 N3_V06S0203 arc: V00B0000 V02S0001 arc: V00T0000 E1_H02W0001 arc: V01S0000 N3_V06S0103 arc: W1_H02W0001 N3_V06S0003 arc: W1_H02W0101 H01E0101 arc: W1_H02W0201 S1_V02N0201 arc: W1_H02W0601 H01E0001 arc: B1 V02N0101 arc: B3 H00R0000 arc: C1 H00R0100 arc: C3 H00R0100 arc: CE0 H00L0100 arc: CE1 H00L0100 arc: CE2 H00L0000 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: D1 V02N0001 arc: D3 E1_H02W0001 arc: F1 F1_SLICE arc: F3 F3_SLICE arc: H00R0000 Q6 arc: H01W0100 Q1 arc: M4 V00B0000 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: V01S0100 Q4 arc: W1_H02W0301 Q3 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1100111111000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1100111111000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 .tile R65C20:PLC2 arc: E1_H02E0101 N3_V06S0103 arc: E3_H06E0003 W3_H06E0303 arc: H00L0100 N1_V02S0101 arc: S1_V02S0701 N3_V06S0203 arc: V00B0000 V02S0201 arc: V00T0000 V02S0401 arc: CE2 H00L0100 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: E1_H02E0001 Q0 arc: E1_H02E0601 Q6 arc: H01W0000 Q4 arc: M0 H02E0601 arc: M4 V00B0000 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R65C21:PLC2 arc: E1_H02E0101 N3_V06S0103 arc: E1_H02E0501 N3_V06S0303 arc: E1_H02E0701 S1_V02N0701 arc: E3_H06E0303 W3_H06E0303 arc: H00L0000 V02N0201 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0001 H02E0001 arc: N1_V02N0501 E1_H01W0100 arc: N1_V02N0701 H06W0203 arc: N3_V06N0203 H06W0203 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 W3_H06E0303 arc: V00T0000 V02S0401 arc: V00T0100 H02E0101 arc: W1_H02W0001 S1_V02N0001 arc: CE1 V02N0201 arc: CE2 H00L0000 arc: CLK0 G_HPBX0000 arc: M0 H02E0601 arc: M2 V00T0000 arc: M4 V00T0100 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V02N0201 Q0 arc: N3_V06N0303 Q6 arc: V00B0000 Q4 arc: V01S0000 Q2 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R65C22:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: E1_H02E0301 E3_H06W0003 arc: E1_H02E0501 N3_V06S0303 arc: E3_H06E0103 W3_H06E0003 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0101 V01N0101 arc: N1_V02N0301 E1_H01W0100 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0501 V01N0101 arc: N1_V02N0601 E3_H06W0303 arc: S1_V02S0101 N1_V02S0101 arc: S3_V06S0003 W3_H06E0003 arc: S3_V06S0103 N3_V06S0003 arc: V00B0100 H02E0701 arc: V00T0100 H02E0101 arc: CE0 H02W0101 arc: CE2 H02W0101 arc: CLK0 G_HPBX0000 arc: H01W0100 Q2 arc: M0 V00T0100 arc: M2 V00B0000 arc: M4 V00B0100 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q6 arc: V00B0000 Q4 arc: V00T0000 Q0 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R65C23:PLC2 arc: E1_H02E0401 E1_H01W0000 arc: H00L0100 N1_V02S0101 arc: N1_V02N0301 H02E0301 arc: N1_V02N0501 V01N0101 arc: S1_V02S0301 N3_V06S0003 arc: S3_V06S0003 H06E0003 arc: S3_V06S0203 H01E0001 arc: S3_V06S0303 N3_V06S0203 arc: V00B0100 W1_H02E0501 arc: V00T0100 S1_V02N0701 arc: W1_H02W0101 N1_V02S0101 arc: CE0 H00L0100 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: H01W0100 Q4 arc: M0 V00T0100 arc: M2 V00T0000 arc: M4 V00B0000 arc: M6 V00B0100 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q2 arc: N1_V02N0001 Q2 arc: V00B0000 Q6 arc: V00T0000 Q0 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R65C24:PLC2 arc: E1_H02E0101 N3_V06S0103 arc: E1_H02E0601 V06S0303 arc: H00L0000 H02W0201 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0401 E1_H02W0401 arc: N1_V02N0501 W1_H02E0501 arc: N3_V06N0103 E3_H06W0103 arc: S1_V02S0401 N3_V06S0203 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 N1_V02S0201 arc: V00B0100 E1_H02W0701 arc: W1_H02W0001 E1_H01W0000 arc: W3_H06W0203 E3_H06W0103 arc: CE1 H00L0000 arc: CE2 H00L0000 arc: CLK0 G_HPBX0000 arc: H01W0000 Q4 arc: M0 V00T0000 arc: M2 V00B0100 arc: M4 V00B0000 arc: M6 H02E0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q6 arc: N3_V06N0003 Q0 arc: V00T0000 Q2 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R65C25:PLC2 arc: E1_H02E0301 N3_V06S0003 arc: H00L0000 H02W0201 arc: N1_V02N0101 H02E0101 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0401 S1_V02N0401 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0203 N1_V02S0701 arc: V00B0000 V02N0001 arc: V00T0100 V02S0501 arc: W1_H02W0201 N1_V02S0201 arc: CE1 H00L0000 arc: CLK0 G_HPBX0000 arc: H01W0000 Q6 arc: M0 V00T0100 arc: M2 H02E0601 arc: M4 V00B0000 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q4 arc: N1_V02N0001 Q0 arc: V00T0000 Q2 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R65C26:PLC2 arc: E1_H02E0201 N1_V02S0201 arc: E3_H06E0003 W3_H06E0003 arc: S1_V02S0201 N1_V02S0201 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N3_V06S0103 arc: V00T0000 H02W0001 arc: V00T0100 H02E0301 arc: W1_H02W0201 N1_V02S0201 arc: W1_H02W0701 N3_V06S0203 arc: CE0 N1_V02S0201 arc: CE1 N1_V02S0201 arc: CLK0 G_HPBX0000 arc: E1_H01E0101 Q0 arc: M0 V00T0100 arc: M2 V00T0000 arc: M4 E1_H01E0101 arc: M6 N1_V01N0101 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q2 arc: N1_V02N0601 Q4 arc: W1_H02W0401 Q6 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R65C27:PLC2 arc: E1_H02E0501 N1_V02S0501 arc: E1_H02E0601 V06S0303 arc: H00L0000 H02E0201 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0201 H02E0201 arc: N1_V02N0501 E1_H01W0100 arc: N3_V06N0103 H06W0103 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0303 W3_H06E0303 arc: V00B0000 V02S0001 arc: V00B0100 V02S0301 arc: W1_H02W0001 N1_V02S0001 arc: CE1 H00L0000 arc: CE3 H00L0000 arc: CLK0 G_HPBX0000 arc: E1_H01E0101 Q6 arc: M0 V00T0000 arc: M2 V00B0100 arc: M4 E1_H01E0101 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V02N0601 Q4 arc: V00T0000 Q2 arc: W1_H02W0201 Q0 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R65C28:PLC2 arc: H00R0100 H02W0701 arc: S1_V02S0201 W3_H06E0103 arc: S3_V06S0103 W3_H06E0103 arc: V00B0000 H02E0601 arc: V00B0100 H02E0501 arc: CE1 H00R0100 arc: CE2 H00R0100 arc: CLK0 G_HPBX0000 arc: H01W0100 Q0 arc: M0 V00T0000 arc: M2 V00B0100 arc: M4 V00B0000 arc: M6 N1_V01N0101 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q4 arc: V00T0000 Q2 arc: W3_H06W0003 Q0 arc: W3_H06W0303 Q6 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R65C29:PLC2 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0601 N3_V06S0303 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N3_V06S0103 arc: V00B0100 V02S0301 arc: W1_H02W0701 N1_V02S0701 arc: CLK0 G_HPBX0000 arc: E1_H02E0601 Q6 arc: M4 V00B0100 arc: M6 V00B0000 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: V00B0000 Q4 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R65C2:PLC2 arc: E1_H02E0401 N1_V01S0000 arc: E1_H02E0701 N1_V01S0100 arc: N1_V02N0001 E1_H01W0000 arc: N1_V02N0201 E1_H01W0000 arc: N1_V02N0401 E1_H01W0000 arc: N1_V02N0601 E1_H01W0000 arc: N1_V02N0701 E1_H02W0701 arc: V00B0000 E1_H02W0601 arc: V00B0100 V02S0101 arc: V00T0000 H02E0201 arc: V00T0100 N1_V02S0701 arc: A5 H02W0501 arc: B5 E1_H02W0101 arc: C5 V00B0100 arc: CLK0 G_HPBX0000 arc: D5 E1_H01W0100 arc: E1_H02E0601 Q6 arc: F4 F5C_SLICE arc: LSR0 V00B0000 arc: LSR1 V00B0000 arc: M2 V00T0000 arc: M4 V00T0100 arc: M6 N1_V01N0101 arc: MUXCLK1 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR1 LSR0 arc: MUXLSR3 LSR1 arc: N1_V01N0101 Q2 arc: N3_V06N0203 F4 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 .tile R65C30:PLC2 arc: N1_V01N0001 S3_V06N0003 arc: N1_V02N0001 S3_V06N0003 arc: N1_V02N0301 N3_V06S0003 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0203 N3_V06S0203 arc: V00B0000 H02E0601 arc: CLK0 G_HPBX0000 arc: LSR1 V00B0000 arc: M2 N1_V01N0001 arc: MUXCLK1 CLK0 arc: MUXLSR1 LSR1 arc: N3_V06N0103 Q2 arc: W3_H06W0103 Q2 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET SET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R65C31:PLC2 arc: S1_V02S0701 N3_V06S0203 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0203 N3_V06S0103 .tile R65C32:PLC2 arc: S3_V06S0003 W3_H06E0003 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0203 arc: V01S0100 N3_V06S0303 .tile R65C33:PLC2 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 N3_V06S0303 .tile R65C34:PLC2 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0303 N3_V06S0303 .tile R65C35:PLC2 arc: S3_V06S0003 N3_V06S0003 .tile R65C36:PLC2 arc: S3_V06S0003 N3_V06S0003 .tile R65C39:PLC2 arc: S3_V06S0103 N3_V06S0003 .tile R65C3:PLC2 arc: E1_H02E0501 E1_H01W0100 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0701 E1_H01W0100 arc: N3_V06N0303 H06W0303 arc: S1_V02S0501 H06W0303 arc: S1_V02S0601 H06W0303 arc: S3_V06S0003 E3_H06W0003 arc: S3_V06S0203 N3_V06S0203 arc: V00B0100 H02E0701 arc: V00T0000 H02W0001 arc: V00T0100 N1_V02S0501 arc: W1_H02W0501 E1_H02W0501 arc: A1 E1_H02W0501 arc: A3 E1_H01E0001 arc: A5 V00T0100 arc: B1 H02W0101 arc: B3 V01N0001 arc: B5 V02S0501 arc: C0 V02S0401 arc: C1 H02E0401 arc: C3 E1_H01W0000 arc: C4 N1_V02S0001 arc: C5 V00B0100 arc: C7 V02S0201 arc: CLK0 G_HPBX0000 arc: D0 V01S0100 arc: D1 F2 arc: D3 V02N0201 arc: D4 H01W0000 arc: D5 V00B0000 arc: D7 H01W0000 arc: E1_H01E0001 Q7 arc: E1_H01E0101 F1 arc: E1_H02E0001 Q0 arc: E1_H02E0101 F1 arc: E1_H02E0301 F1 arc: E3_H06E0103 F1 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F5B_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H01W0000 F1 arc: H01W0100 F2 arc: LSR0 V00T0000 arc: LSR1 H02W0501 arc: M2 N1_V01N0001 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR2 LSR0 arc: MUXLSR3 LSR0 arc: N1_V01N0001 F5 arc: N1_V02N0101 F1 arc: N1_V02N0301 Q1 arc: N1_V02N0501 Q7 arc: N1_V02N0601 Q4 arc: V00B0000 Q4 arc: V01S0000 F1 arc: V01S0100 F1 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1111111111110000 word: SLICEA.K0.INIT 0000000011110000 word: SLICEA.K1.INIT 1000000000000000 word: SLICEC.K0.INIT 1111111111110000 word: SLICEC.K1.INIT 0000000000000001 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000001 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 .tile R65C42:PLC2 arc: S3_V06S0003 N3_V06S0003 .tile R65C45:PLC2 arc: S3_V06S0103 N3_V06S0003 .tile R65C4:PLC2 arc: H00L0100 H02E0301 arc: H00R0100 V02N0701 arc: N1_V02N0001 H02E0001 arc: N1_V02N0601 W1_H02E0601 arc: N1_V02N0701 V01N0101 arc: S1_V02S0101 H02E0101 arc: S3_V06S0203 N3_V06S0103 arc: V00B0000 E1_H02W0601 arc: V00B0100 H02W0701 arc: V00T0100 V02S0701 arc: W1_H02W0001 E1_H02W0001 arc: W1_H02W0501 E1_H02W0401 arc: W1_H02W0601 E1_H02W0601 arc: W1_H02W0701 E1_H02W0601 arc: A1 E1_H01E0001 arc: A3 H02E0501 arc: B1 V00T0000 arc: B3 V01N0001 arc: C0 H02W0601 arc: C1 S1_V02N0401 arc: C2 N1_V01S0100 arc: C3 H00R0100 arc: C5 N1_V02S0201 arc: C7 V00T0100 arc: CLK0 G_HPBX0000 arc: D0 H01E0101 arc: D1 V00B0100 arc: D2 H01E0101 arc: D3 H02E0001 arc: D5 H00L0100 arc: D7 H00L0100 arc: E1_H01E0001 Q7 arc: E1_H01E0101 F1 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H01W0000 Q5 arc: H01W0100 Q2 arc: LSR1 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR1 LSR1 arc: MUXLSR2 LSR1 arc: MUXLSR3 LSR1 arc: N1_V01N0101 Q0 arc: N1_V02N0501 Q5 arc: V00T0000 Q0 arc: V01S0100 Q7 arc: W1_H02W0101 F3 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000011110000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000011110000 word: SLICEB.K0.INIT 0000000011110000 word: SLICEB.K1.INIT 0000000000000001 word: SLICEA.K0.INIT 0000000011110000 word: SLICEA.K1.INIT 0000000000000001 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 1 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 .tile R65C5:PLC2 arc: E1_H02E0401 W1_H02E0101 arc: E1_H02E0501 V01N0101 arc: E1_H02E0601 V02S0601 arc: H00L0100 W1_H02E0101 arc: N1_V02N0401 E1_H01W0000 arc: N1_V02N0701 E1_H01W0100 arc: S1_V02S0201 E1_H01W0000 arc: S1_V02S0501 H02W0501 arc: S1_V02S0701 E1_H01W0100 arc: V00B0000 H02W0601 arc: V00T0000 V02S0401 arc: V00T0100 H02W0301 arc: W1_H02W0501 H01E0101 arc: W1_H02W0601 N1_V01S0000 arc: A1 E1_H01E0001 arc: B1 H01W0100 arc: C0 V02S0401 arc: C1 H00L0000 arc: C3 V02S0401 arc: C5 V00T0000 arc: C7 V02S0001 arc: CE0 H02W0101 arc: CE1 H02W0101 arc: CE2 H02W0101 arc: CLK0 G_HPBX0000 arc: D0 S1_V02N0001 arc: D1 V00T0100 arc: D3 V02N0001 arc: D5 V01N0001 arc: D7 H00L0100 arc: E1_H01E0001 Q5 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H00L0000 Q0 arc: H01W0100 Q3 arc: LSR1 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR1 LSR1 arc: MUXLSR2 LSR1 arc: MUXLSR3 LSR1 arc: N1_V01N0001 F1 arc: N1_V01N0101 Q5 arc: N1_V02N0501 Q7 arc: S1_V02S0301 Q3 arc: V01S0000 Q0 arc: W1_H02W0701 Q7 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000111100000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000111100000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000011110000 word: SLICEA.K0.INIT 0000111100000000 word: SLICEA.K1.INIT 0000010000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 .tile R65C6:PLC2 arc: E1_H01E0101 E3_H06W0203 arc: E1_H02E0201 V02S0201 arc: E1_H02E0501 E1_H01W0100 arc: E1_H02E0601 N1_V02S0601 arc: E1_H02E0701 N1_V02S0701 arc: H00R0000 H02E0401 arc: H00R0100 H02E0501 arc: N1_V02N0201 H06E0103 arc: N1_V02N0501 E3_H06W0303 arc: N1_V02N0601 N1_V01S0000 arc: N3_V06N0303 E3_H06W0303 arc: V00T0000 V02S0401 arc: W1_H02W0001 E3_H06W0003 arc: W1_H02W0401 E3_H06W0203 arc: W1_H02W0601 E3_H06W0303 arc: W3_H06W0303 E3_H06W0303 arc: B1 V00T0000 arc: C0 V02S0401 arc: C1 H02E0601 arc: C3 V02S0401 arc: C5 V00T0000 arc: C7 V00T0000 arc: CE0 H00L0100 arc: CE1 H00L0100 arc: CE2 H00L0100 arc: CE3 H00L0100 arc: CLK0 G_HPBX0000 arc: D0 V02N0201 arc: D1 H00R0000 arc: D3 V02N0001 arc: D5 V02N0401 arc: D7 H00R0100 arc: E1_H01E0001 Q5 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H00L0100 F1 arc: H01W0000 Q0 arc: H01W0100 Q7 arc: LSR0 H02W0501 arc: LSR1 H02W0501 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR1 LSR0 arc: MUXLSR2 LSR0 arc: MUXLSR3 LSR1 arc: S1_V02S0101 Q3 arc: W1_H02W0101 F1 arc: W1_H02W0301 Q3 arc: W1_H02W0501 Q5 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000111100000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000111100000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000111100000000 word: SLICEA.K0.INIT 0000111100000000 word: SLICEA.K1.INIT 1100111111001100 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.A1MUX 1 .tile R65C7:PLC2 arc: E1_H02E0001 V02N0001 arc: E1_H02E0201 E1_H01W0000 arc: E1_H02E0301 H01E0101 arc: H00L0100 N1_V02S0101 arc: H00R0000 H02E0601 arc: H00R0100 H02E0701 arc: N1_V02N0101 E1_H01W0100 arc: N1_V02N0301 E1_H01W0100 arc: N1_V02N0401 H01E0001 arc: N1_V02N0501 E1_H02W0501 arc: N1_V02N0601 E1_H02W0601 arc: N1_V02N0701 H02E0701 arc: S1_V02S0501 H06W0303 arc: S3_V06S0103 N3_V06S0103 arc: V00B0000 H02E0601 arc: V00B0100 H02E0701 arc: V00T0100 N1_V02S0501 arc: W1_H02W0501 H01E0101 arc: A1 E1_H01E0001 arc: A3 H02E0501 arc: A5 Q5 arc: B1 H00R0100 arc: B3 H00R0100 arc: B5 V00B0100 arc: C1 S1_V02N0601 arc: C3 S1_V02N0601 arc: C5 V00T0100 arc: CE0 H00L0100 arc: CE1 H00L0100 arc: CE2 V02N0601 arc: CLK0 G_HPBX0000 arc: D1 H02E0201 arc: D3 H00R0000 arc: D5 V00B0000 arc: E1_H01E0001 Q1 arc: E1_H02E0701 Q5 arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: H01W0100 Q3 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: N1_V01N0101 Q1 arc: V01S0100 Q3 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1110001010101010 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1011100010101010 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1011100010101010 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX CE enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 .tile R65C8:PLC2 arc: E1_H02E0601 V02S0601 arc: H00R0100 V02S0701 arc: N1_V02N0201 E1_H01W0000 arc: N1_V02N0501 H02W0501 arc: N1_V02N0601 H02W0601 arc: N1_V02N0701 H02E0701 arc: S3_V06S0203 E3_H06W0203 arc: V00B0100 V02S0101 arc: A0 H00L0100 arc: A2 H00L0100 arc: A4 E1_H02W0701 arc: A5 E1_H02W0701 arc: B0 V00T0000 arc: B2 E1_H01W0100 arc: B4 V02S0701 arc: B5 V02S0701 arc: C0 V02S0601 arc: C1 H00L0000 arc: C2 H00R0100 arc: C3 H00L0100 arc: C4 V02S0201 arc: C5 V02S0201 arc: C7 V00B0100 arc: CLK0 G_HPBX0000 arc: D0 H02W0001 arc: D1 H00R0000 arc: D2 V02S0001 arc: D3 H02W0001 arc: D4 H02W0201 arc: D5 H02W0201 arc: D7 H02E0001 arc: E1_H01E0101 F0 arc: E1_H02E0101 F1 arc: E1_H02E0301 Q3 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: F7 F7_SLICE arc: H00L0000 Q0 arc: H00L0100 Q3 arc: H00R0000 Q4 arc: H01W0000 Q3 arc: H01W0100 F3 arc: LSR0 H02E0301 arc: LSR1 H02E0301 arc: M4 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXLSR0 LSR0 arc: MUXLSR1 LSR1 arc: MUXLSR2 LSR1 arc: N1_V01N0001 F2 arc: N1_V01N0101 F1 arc: N1_V02N0101 F3 arc: N1_V02N0301 F3 arc: V00B0000 Q4 arc: V00T0000 Q0 arc: V01S0000 F7 arc: V01S0100 Q4 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1111000000000000 word: SLICEA.K0.INIT 0110110011001100 word: SLICEA.K1.INIT 0000111111110000 word: SLICEB.K0.INIT 1000010000100001 word: SLICEB.K1.INIT 0000111111110000 word: SLICEC.K0.INIT 1000000000000000 word: SLICEC.K1.INIT 0111111111111111 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ .tile R65C9:PLC2 arc: E1_H02E0601 E1_H01W0000 arc: H00L0000 W1_H02E0201 arc: H00L0100 H02E0101 arc: N1_V02N0101 H02E0101 arc: N1_V02N0301 H02E0301 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0501 H06W0303 arc: N1_V02N0701 H06W0203 arc: N3_V06N0303 H06W0303 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 E3_H06W0303 arc: V00B0000 H02E0601 arc: V00B0100 V02S0301 arc: V00T0100 H02E0301 arc: W1_H02W0001 N1_V01S0000 arc: W1_H02W0201 N1_V02S0201 arc: W1_H02W0501 H01E0101 arc: W3_H06W0003 E3_H06W0303 arc: A0 H00L0000 arc: A1 H00L0000 arc: A4 V00T0100 arc: A5 V00T0100 arc: A7 H00R0000 arc: B0 V00B0000 arc: B1 V00B0000 arc: B4 V02S0501 arc: B5 V02S0501 arc: B7 H02E0301 arc: C0 H00L0100 arc: C1 H00L0100 arc: C4 V02S0001 arc: C5 V02S0001 arc: C6 Q6 arc: C7 V02S0001 arc: CLK0 G_HPBX0000 arc: D0 N1_V01S0000 arc: D1 N1_V01S0000 arc: D4 V02S0601 arc: D5 V02S0601 arc: D6 N1_V02S0601 arc: D7 V02S0401 arc: E1_H01E0101 Q6 arc: F0 F5A_SLICE arc: F1 FXA_SLICE arc: F2 F5B_SLICE arc: F4 F5C_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H00R0000 Q6 arc: H01W0000 Q1 arc: H01W0100 Q6 arc: LSR1 H02W0501 arc: M0 V00B0100 arc: M1 V01S0100 arc: M2 V00B0100 arc: M4 E1_H01E0101 arc: MUXCLK0 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR1 arc: MUXLSR3 LSR1 arc: N3_V06N0203 F7 arc: V01S0000 Q6 arc: V01S0100 F4 arc: W1_H02W0601 Q6 word: SLICED.K0.INIT 0000111111110000 word: SLICED.K1.INIT 1001110001100011 word: SLICEC.K0.INIT 0110000000001001 word: SLICEC.K1.INIT 0000100110010000 word: SLICEA.K0.INIT 1000000100000011 word: SLICEA.K1.INIT 0000011000001100 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 1 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R66C10:PLC2 arc: E1_H02E0201 E1_H01W0000 arc: E1_H02E0401 E1_H01W0000 arc: H00L0100 E1_H02W0101 arc: H00R0000 V02S0601 arc: H00R0100 H02W0701 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0601 N1_V01S0000 arc: S1_V02S0501 N3_V06S0303 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0303 arc: B1 H00R0100 arc: C1 H00L0100 arc: D1 H00R0000 arc: F1 F1_SLICE arc: V01S0000 F1 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0011110011001100 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 .tile R66C11:PLC2 arc: E1_H02E0601 E1_H01W0000 arc: H00L0000 V02S0001 arc: H00R0000 V02S0601 arc: N1_V02N0201 E1_H01W0000 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0501 S1_V02N0401 arc: N1_V02N0701 S1_V02N0701 arc: S3_V06S0003 H06W0003 arc: V00T0000 V02S0401 arc: W1_H02W0701 N1_V02S0701 arc: A3 E1_H01E0001 arc: A4 V00T0100 arc: A5 V00T0100 arc: B2 H01W0100 arc: B3 H02W0301 arc: B4 V01S0000 arc: B5 V01S0000 arc: C2 H02E0401 arc: C3 H00L0000 arc: C4 V02S0001 arc: C5 V02S0001 arc: CLK0 G_HPBX0000 arc: D2 H02W0001 arc: D3 H00R0000 arc: D4 V02S0601 arc: D5 V02S0601 arc: E1_H01E0001 Q3 arc: E1_H01E0101 F2 arc: E1_H02E0401 Q4 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F5C_SLICE arc: H01W0000 Q4 arc: H01W0100 Q3 arc: LSR0 V00T0000 arc: LSR1 V00T0000 arc: M4 V00B0000 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXLSR1 LSR1 arc: MUXLSR2 LSR0 arc: N1_V01N0001 Q3 arc: V00B0000 Q4 arc: V00T0100 Q3 arc: V01S0000 F2 arc: V01S0100 Q4 word: SLICEB.K0.INIT 0011000000000000 word: SLICEB.K1.INIT 0001001000100010 word: SLICEC.K0.INIT 0010000000000000 word: SLICEC.K1.INIT 0001111111111111 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 1 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ .tile R66C12:PLC2 arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0401 H02E0401 arc: N1_V02N0501 H02W0501 arc: V00B0000 V02S0001 arc: V00T0000 W1_H02E0201 arc: V00T0100 V02S0701 arc: W1_H02W0101 E1_H02W0001 arc: W1_H02W0301 H01E0101 arc: A0 H01E0001 arc: B0 V00T0000 arc: B1 V00T0000 arc: B7 V02S0501 arc: C0 E1_H02W0601 arc: C1 E1_H02W0401 arc: C7 E1_H02W0401 arc: CLK0 G_HPBX0000 arc: D0 V02S0001 arc: D1 V02S0001 arc: D7 V00B0000 arc: F0 F5A_SLICE arc: F7 F7_SLICE arc: H01W0000 Q0 arc: LSR0 V00T0100 arc: M0 H02E0601 arc: MUXCLK0 CLK0 arc: MUXLSR0 LSR0 arc: N1_V02N0201 Q0 arc: V01S0000 F7 arc: W1_H02W0001 Q0 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0011110011001100 word: SLICEA.K0.INIT 1000000000000000 word: SLICEA.K1.INIT 0011111111111111 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 1 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 .tile R66C13:PLC2 arc: E1_H02E0401 N1_V01S0000 arc: N1_V02N0001 E1_H02W0001 arc: S1_V02S0701 E1_H02W0701 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 E1_H01W0100 arc: W1_H02W0501 N1_V01S0100 arc: C1 N1_V02S0601 arc: D1 E1_H02W0001 arc: F1 F1_SLICE arc: S3_V06S0103 F1 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111000000000000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 .tile R66C14:PLC2 arc: E1_H02E0201 S1_V02N0201 arc: H00R0000 H02E0401 arc: H00R0100 V02S0501 arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0201 N1_V01S0000 arc: N1_V02N0601 N3_V06S0303 arc: N1_V02N0701 N3_V06S0203 arc: V00B0000 V02S0201 arc: V00B0100 V02S0101 arc: V00T0000 N1_V02S0401 arc: V00T0100 V02S0501 arc: W1_H02W0001 V06S0003 arc: W1_H02W0401 N1_V01S0000 arc: W1_H02W0601 N1_V01S0000 arc: A0 H00R0000 arc: A6 H00R0000 arc: B0 V02N0101 arc: B6 V00T0000 arc: C0 N1_V01S0100 arc: C1 H02W0601 arc: C5 H02E0401 arc: C6 V02S0201 arc: C7 V00B0100 arc: D0 V00T0100 arc: D1 H02W0001 arc: D5 V00B0000 arc: D6 H00R0100 arc: D7 H02W0001 arc: E3_H06E0303 F6 arc: F0 F0_SLICE arc: F1 F1_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: H01W0100 F6 arc: N1_V02N0401 F6 arc: N3_V06N0003 F0 arc: N3_V06N0303 F5 arc: S3_V06S0003 F0 arc: S3_V06S0103 F1 arc: S3_V06S0203 F7 arc: S3_V06S0303 F5 arc: W3_H06W0003 F0 arc: W3_H06W0303 F6 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1111000000000000 word: SLICED.K0.INIT 1000000000000000 word: SLICED.K1.INIT 1111000000000000 word: SLICEA.K0.INIT 1000000000000000 word: SLICEA.K1.INIT 1111000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 .tile R66C15:PLC2 arc: E1_H02E0001 V06S0003 arc: E3_H06E0303 N3_V06S0303 arc: H00L0000 H02E0201 arc: H00R0100 V02S0701 arc: N1_V02N0201 N1_V01S0000 arc: N1_V02N0601 N1_V01S0000 arc: S1_V02S0201 V01N0001 arc: S1_V02S0401 N3_V06S0203 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0103 arc: V01S0000 N3_V06S0103 arc: W1_H02W0001 V06S0003 arc: W1_H02W0601 V06S0303 arc: W1_H02W0701 N3_V06S0203 arc: C1 H00L0000 arc: C3 H00R0100 arc: C5 V02S0201 arc: C7 V02S0001 arc: D1 V02N0001 arc: D3 V02N0001 arc: D5 V02N0601 arc: D7 V02N0601 arc: E1_H01E0001 F1 arc: E3_H06E0003 F3 arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: S3_V06S0203 F7 arc: S3_V06S0303 F5 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1111000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1111000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1111000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 .tile R66C16:PLC2 arc: S3_V06S0003 H01E0001 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0303 arc: C3 S1_V02N0401 arc: C5 V01N0101 arc: C7 V02S0001 arc: D3 H02E0001 arc: D5 H02E0001 arc: D7 H02E0001 arc: E3_H06E0003 F3 arc: E3_H06E0203 F7 arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: S1_V02S0501 F5 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1111000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1111000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 .tile R66C17:PLC2 arc: N1_V02N0101 N1_V01S0100 .tile R66C18:PLC2 arc: N1_V02N0701 N1_V01S0100 arc: S1_V02S0201 N3_V06S0103 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 H06E0303 .tile R66C19:PLC2 arc: N1_V02N0001 N1_V01S0000 arc: N1_V02N0101 N1_V01S0100 arc: S1_V02S0401 H06E0203 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0203 N3_V06S0103 .tile R66C20:PLC2 arc: E1_H02E0101 V06S0103 arc: E1_H02E0201 V06S0103 arc: E1_H02E0601 E1_H01W0000 arc: E1_H02E0701 V02S0701 arc: E3_H06E0303 W3_H06E0303 arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0401 N3_V06S0203 arc: S3_V06S0303 W3_H06E0303 .tile R66C21:PLC2 arc: E3_H06E0103 W3_H06E0003 arc: E3_H06E0303 W3_H06E0303 arc: N1_V02N0001 N1_V01S0000 arc: N1_V02N0201 H02E0201 arc: S1_V02S0201 N3_V06S0103 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 W3_H06E0303 arc: V00B0000 H02W0601 arc: V00B0100 H02E0701 arc: V01S0100 N3_V06S0303 arc: CE1 H02E0101 arc: CE2 H02E0101 arc: CLK0 G_HPBX0000 arc: H01W0000 Q4 arc: M0 H02E0601 arc: M2 V00B0100 arc: M4 V00B0000 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V02N0601 Q6 arc: N3_V06N0003 Q0 arc: V00T0000 Q2 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R66C22:PLC2 arc: E1_H02E0101 W1_H02E0101 arc: E1_H02E0401 S1_V02N0401 arc: E1_H02E0601 S1_V02N0601 arc: E3_H06E0003 W3_H06E0003 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 N1_V02S0201 arc: V00B0100 V02S0101 arc: W1_H02W0601 E1_H02W0301 arc: CE0 W1_H02E0101 arc: CE1 W1_H02E0101 arc: CLK0 G_HPBX0000 arc: E1_H01E0101 Q0 arc: M0 V00B0100 arc: M2 V00B0000 arc: M4 E1_H01E0101 arc: M6 V00T0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q6 arc: N3_V06N0203 Q4 arc: V00T0000 Q2 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R66C23:PLC2 arc: E1_H02E0601 E1_H01W0000 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0303 H06E0303 arc: CE0 H02E0101 arc: CE3 H02E0101 arc: CLK0 G_HPBX0000 arc: M0 H02E0601 arc: M2 V00T0000 arc: M4 V00B0000 arc: M6 H02E0401 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q2 arc: N1_V02N0201 Q2 arc: N1_V02N0401 Q4 arc: V00B0000 Q6 arc: V00T0000 Q0 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 .tile R66C24:PLC2 arc: E1_H02E0401 V02S0401 arc: N1_V02N0001 E1_H01W0000 arc: N1_V02N0401 E1_H01W0000 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 V02N0201 arc: V00T0000 N1_V02S0401 arc: W1_H02W0301 N3_V06S0003 arc: CE2 E1_H02W0101 arc: CE3 E1_H02W0101 arc: CLK0 G_HPBX0000 arc: H01W0000 Q4 arc: M0 H02E0601 arc: M2 N1_V01N0001 arc: M4 V00T0000 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0001 Q6 arc: N1_V02N0201 Q2 arc: N3_V06N0003 Q0 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R66C25:PLC2 arc: E1_H02E0601 V06S0303 arc: N1_V02N0401 N3_V06S0203 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0303 arc: V00B0000 H02E0401 arc: V00T0000 H02W0201 arc: V00T0100 H02W0301 arc: CE0 H02W0101 arc: CE1 H02W0101 arc: CLK0 G_HPBX0000 arc: H01W0000 Q6 arc: M0 V00T0100 arc: M2 V00B0000 arc: M4 V00T0000 arc: M6 N1_V01N0101 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V01N0101 Q0 arc: N1_V02N0001 Q2 arc: N3_V06N0203 Q4 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R66C26:PLC2 arc: H00L0000 V02S0201 arc: N1_V02N0701 N3_V06S0203 arc: S3_V06S0303 W3_H06E0303 arc: W1_H02W0101 V06S0103 arc: W1_H02W0301 V06S0003 arc: CE0 V02S0201 arc: CE2 H00L0000 arc: CLK0 G_HPBX0000 arc: M0 H02E0601 arc: M4 H02W0401 arc: M6 V00B0000 arc: MUXCLK0 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: N1_V02N0401 Q6 arc: V00B0000 Q4 arc: W1_H02W0201 Q0 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX INV enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 .tile R66C27:PLC2 arc: E3_H06E0103 N3_V06S0103 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 W3_H06E0103 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 W3_H06E0303 arc: W1_H02W0401 V06S0203 .tile R66C28:PLC2 arc: S1_V02S0001 W3_H06E0003 arc: S1_V02S0101 N3_V06S0103 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0103 .tile R66C29:PLC2 arc: N1_V02N0301 N3_V06S0003 .tile R66C30:PLC2 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 H06E0103 .tile R66C32:PLC2 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 N1_V01S0100 .tile R66C33:PLC2 arc: S1_V02S0701 N3_V06S0203 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0003 .tile R66C34:PLC2 arc: S1_V02S0701 N3_V06S0203 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0303 .tile R66C36:PLC2 arc: E1_H02E0401 N3_V06S0203 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0203 .tile R66C37:PLC2 arc: S1_V02S0401 H02E0401 arc: S1_V02S0601 N3_V06S0303 arc: S3_V06S0103 N3_V06S0103 .tile R66C39:PLC2 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0203 .tile R66C3:PLC2 arc: E1_H02E0501 V02S0501 arc: N1_V02N0201 E1_H01W0000 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0303 N3_V06S0303 arc: V00T0000 V02S0601 arc: C1 N1_V02S0601 arc: CLK0 G_HPBX0000 arc: D1 N1_V01S0000 arc: F1 F1_SLICE arc: LSR0 V00T0000 arc: MUXCLK0 CLK0 arc: MUXLSR0 LSR0 arc: N1_V01N0001 Q1 arc: N1_V02N0101 Q1 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000011110000 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 .tile R66C40:PLC2 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0203 N3_V06S0203 .tile R66C42:PLC2 arc: S3_V06S0303 N3_V06S0203 arc: V01S0100 N3_V06S0303 .tile R66C43:PLC2 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 N3_V06S0303 .tile R66C45:PLC2 arc: S1_V02S0601 N3_V06S0303 arc: S3_V06S0203 N3_V06S0203 .tile R66C4:PLC2 arc: H00L0000 N1_V02S0001 arc: H00L0100 V02S0101 arc: N1_V02N0301 N1_V01S0100 arc: S1_V02S0301 N3_V06S0003 arc: S1_V02S0401 N3_V06S0203 arc: V00B0100 V02S0101 arc: V00T0000 N1_V02S0401 arc: V00T0100 N1_V02S0501 arc: C1 N1_V02S0601 arc: C3 H00L0000 arc: C5 V00T0000 arc: C7 V00T0100 arc: CLK0 G_HPBX0000 arc: D1 V00B0100 arc: D3 V00B0100 arc: D5 H00L0100 arc: D7 H00L0100 arc: E1_H01E0101 Q7 arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: F7 F7_SLICE arc: H01W0000 Q3 arc: LSR0 H02E0501 arc: LSR1 H02E0501 arc: MUXCLK0 CLK0 arc: MUXCLK1 CLK0 arc: MUXCLK2 CLK0 arc: MUXCLK3 CLK0 arc: MUXLSR0 LSR0 arc: MUXLSR1 LSR1 arc: MUXLSR2 LSR1 arc: MUXLSR3 LSR0 arc: N1_V01N0001 Q5 arc: N1_V01N0101 Q3 arc: N1_V02N0101 Q1 arc: N1_V02N0501 Q5 arc: N1_V02N0701 Q7 arc: V01S0000 Q1 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 0000000011110000 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000011110000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 0000000011110000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000011110000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 1 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 1 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 1 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 1 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE ASYNC enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE ASYNC enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 .tile R66C5:PLC2 arc: E1_H02E0601 V06S0303 arc: N1_V02N0701 H01E0101 arc: V00B0000 V02S0201 arc: A0 S1_V02N0501 arc: B2 V02S0301 arc: B3 N1_V02S0301 arc: B4 N1_V01S0000 arc: B5 V02S0701 arc: B6 V02S0501 arc: B7 V00B0000 arc: E1_H01E0001 F7 arc: E1_H02E0401 F6 arc: F2 F2_SLICE arc: F3 F3_SLICE arc: F4 F4_SLICE arc: F5 F5_SLICE arc: F6 F6_SLICE arc: F7 F7_SLICE arc: N1_V01N0001 F3 arc: N1_V01N0101 F5 arc: N1_V02N0001 F2 arc: V01S0000 F4 word: SLICED.K0.INIT 1100110000000000 word: SLICED.K1.INIT 1100110000000000 word: SLICEC.K0.INIT 1100110000000000 word: SLICEC.K1.INIT 1100110000000000 word: SLICEA.K0.INIT 0000000000001010 word: SLICEA.K1.INIT 1111111111111111 word: SLICEB.K0.INIT 0110011010101010 word: SLICEB.K1.INIT 1100110000000000 enum: SLICED.MODE CCU2 enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: SLICED.CCU2.INJECT1_0 NO enum: SLICED.CCU2.INJECT1_1 NO enum: SLICED.A0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 enum: SLICEC.MODE CCU2 enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 NO enum: SLICEC.CCU2.INJECT1_1 NO enum: SLICEC.A0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.C1MUX 1 enum: SLICEC.D1MUX 1 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 YES enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R66C6:PLC2 arc: N1_V02N0201 H01E0001 arc: N1_V02N0401 H02E0401 arc: B0 V02S0101 arc: F0 F0_SLICE arc: N1_V02N0001 F0 word: SLICEA.K0.INIT 1100110000000000 word: SLICEA.K1.INIT 0000000000000000 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000001010 enum: SLICEA.MODE CCU2 enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 NO enum: SLICEA.CCU2.INJECT1_1 NO enum: SLICEA.A0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEA.C1MUX 1 enum: SLICEA.D1MUX 1 enum: SLICEB.MODE CCU2 enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 NO enum: SLICEB.CCU2.INJECT1_1 NO enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R66C7:PLC2 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0601 W1_H02E0601 arc: N1_V02N0701 N1_V01S0100 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N3_V06S0203 arc: V00T0100 V02S0501 arc: C5 V00T0100 arc: D5 E1_H02W0001 arc: F5 F5_SLICE arc: S3_V06S0303 F5 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1111000000000000 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 .tile R66C8:PLC2 arc: N1_V02N0101 N1_V01S0100 arc: N1_V02N0601 N3_V06S0303 arc: N1_V02N0701 N1_V01S0100 arc: S1_V02S0301 E3_H06W0003 arc: S1_V02S0601 E3_H06W0303 arc: S3_V06S0003 N1_V01S0000 .tile R66C9:PLC2 arc: N1_V02N0001 N1_V01S0000 arc: N1_V02N0201 N1_V01S0000 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0601 N1_V01S0000 arc: S1_V02S0101 N3_V06S0103 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0303 N3_V06S0203 arc: W1_H02W0001 V06S0003 .tile R67C10:PLC2 arc: N1_V02N0601 N1_V01S0000 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0303 N3_V06S0303 .tile R67C11:PLC2 arc: N1_V02N0001 N3_V06S0003 arc: N1_V02N0301 N3_V06S0003 arc: N1_V02N0701 N1_V01S0100 .tile R67C12:PLC2 arc: N1_V02N0201 N1_V01S0000 .tile R67C13:PLC2 arc: E1_H02E0201 N3_V06S0103 arc: E1_H02E0301 V06S0003 arc: N1_V02N0501 N3_V06S0303 .tile R67C14:PLC2 arc: N1_V02N0001 N3_V06S0003 arc: N1_V02N0101 N3_V06S0103 .tile R67C15:PLC2 arc: H00L0000 W1_H02E0201 arc: H00L0100 W1_H02E0301 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0001 S1_V02N0001 arc: N1_V02N0601 S1_V02N0301 arc: S3_V06S0203 N1_V01S0000 arc: S3_V06S0303 N3_V06S0203 arc: V00B0000 S1_V02N0001 arc: C1 H00L0000 arc: C3 H00L0100 arc: C5 V02S0201 arc: D1 S1_V02N0001 arc: D3 S1_V02N0001 arc: D5 V00B0000 arc: E3_H06E0303 F5 arc: F1 F1_SLICE arc: F3 F3_SLICE arc: F5 F5_SLICE arc: S3_V06S0003 F3 arc: S3_V06S0103 F1 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 1111000000000000 word: SLICEA.K0.INIT 0000000000000000 word: SLICEA.K1.INIT 1111000000000000 word: SLICEC.K0.INIT 0000000000000000 word: SLICEC.K1.INIT 1111000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEA.MODE LOGIC enum: SLICEA.GSR DISABLED enum: SLICEA.REG0.SD 0 enum: SLICEA.REG1.SD 0 enum: SLICEA.REG0.REGSET RESET enum: SLICEA.REG1.REGSET RESET enum: SLICEA.REG0.LSRMODE LSR enum: SLICEA.REG1.LSRMODE LSR enum: SLICEA.CEMUX 1 enum: SLICEA.CCU2.INJECT1_0 _NONE_ enum: SLICEA.CCU2.INJECT1_1 _NONE_ enum: SLICEA.A0MUX 1 enum: SLICEA.B0MUX 1 enum: SLICEA.C0MUX 1 enum: SLICEA.D0MUX 1 enum: SLICEA.A1MUX 1 enum: SLICEA.B1MUX 1 enum: SLICEC.MODE LOGIC enum: SLICEC.GSR DISABLED enum: SLICEC.REG0.SD 0 enum: SLICEC.REG1.SD 0 enum: SLICEC.REG0.REGSET RESET enum: SLICEC.REG1.REGSET RESET enum: SLICEC.REG0.LSRMODE LSR enum: SLICEC.REG1.LSRMODE LSR enum: SLICEC.CEMUX 1 enum: SLICEC.CCU2.INJECT1_0 _NONE_ enum: SLICEC.CCU2.INJECT1_1 _NONE_ enum: SLICEC.A0MUX 1 enum: SLICEC.B0MUX 1 enum: SLICEC.C0MUX 1 enum: SLICEC.D0MUX 1 enum: SLICEC.A1MUX 1 enum: SLICEC.B1MUX 1 .tile R67C16:PLC2 arc: N1_V01N0101 N3_V06S0203 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0303 N3_V06S0303 .tile R67C18:PLC2 arc: S3_V06S0203 N3_V06S0203 .tile R67C19:PLC2 arc: N1_V02N0201 N3_V06S0103 arc: S3_V06S0003 N1_V02S0301 arc: S3_V06S0303 N3_V06S0303 arc: V01S0100 N3_V06S0303 .tile R67C21:PLC2 arc: N1_V02N0001 N3_V06S0003 arc: N1_V02N0701 N1_V01S0100 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 W3_H06E0303 .tile R67C22:PLC2 arc: S3_V06S0303 N3_V06S0303 .tile R67C23:PLC2 arc: N1_V02N0701 N3_V06S0203 arc: S3_V06S0003 N1_V02S0301 .tile R67C24:PLC2 arc: N1_V02N0201 N3_V06S0103 arc: S1_V02S0301 N3_V06S0003 arc: S3_V06S0103 N3_V06S0003 .tile R67C25:PLC2 arc: N1_V02N0401 N3_V06S0203 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 N3_V06S0103 .tile R67C27:PLC2 arc: S3_V06S0203 N3_V06S0203 .tile R67C28:PLC2 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N1_V02S0201 arc: S3_V06S0303 N3_V06S0303 .tile R67C30:PLC2 arc: S3_V06S0003 N3_V06S0303 .tile R67C31:PLC2 arc: S1_V02S0001 N3_V06S0003 arc: S3_V06S0203 N1_V02S0701 .tile R67C32:PLC2 arc: S1_V02S0401 N3_V06S0203 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0303 .tile R67C33:PLC2 arc: S1_V02S0101 N3_V06S0103 arc: S1_V02S0701 N3_V06S0203 arc: S3_V06S0103 N3_V06S0003 .tile R67C36:PLC2 arc: S3_V06S0303 N3_V06S0303 .tile R67C37:PLC2 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0303 N3_V06S0303 .tile R67C39:PLC2 arc: S3_V06S0303 N3_V06S0303 .tile R67C3:PLC2 arc: S3_V06S0303 N3_V06S0303 .tile R67C40:PLC2 arc: S3_V06S0003 N3_V06S0303 .tile R67C42:PLC2 arc: S1_V02S0601 N3_V06S0303 arc: S3_V06S0303 N1_V01S0100 .tile R67C43:PLC2 arc: S3_V06S0003 N3_V06S0003 .tile R67C45:PLC2 arc: S1_V02S0601 N3_V06S0303 .tile R67C4:PLC2 arc: N1_V02N0401 N1_V01S0000 arc: S3_V06S0003 N3_V06S0303 .tile R67C5:PLC2 arc: N1_V02N0001 N1_V01S0000 .tile R67C7:PLC2 arc: N1_V02N0601 S1_V02N0601 arc: S3_V06S0303 N3_V06S0303 .tile R67C9:PLC2 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 N3_V06S0203 .tile R68C10:PLC2 arc: S1_V02S0501 N1_V02S0501 .tile R68C11:PLC2 arc: N1_V02N0401 N3_V06S0203 arc: N1_V02N0701 N3_V06S0203 arc: S1_V02S0001 N3_V06S0003 arc: S1_V02S0501 N3_V06S0303 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0303 N3_V06S0303 arc: W3_H06W0303 N3_V06S0303 .tile R68C13:PLC2 arc: S1_V02S0201 N1_V02S0701 arc: S3_V06S0203 N1_V02S0701 .tile R68C14:PLC2 arc: N1_V02N0201 N3_V06S0103 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0303 N3_V06S0303 .tile R68C15:PLC2 arc: S1_V02S0201 N3_V06S0103 arc: S3_V06S0203 N1_V02S0401 arc: S3_V06S0303 N3_V06S0303 .tile R68C16:PLC2 arc: N1_V02N0401 N3_V06S0203 arc: S1_V02S0001 N1_V02S0501 .tile R68C17:PLC2 arc: E3_H06E0003 N3_V06S0003 arc: E3_H06E0303 N3_V06S0303 arc: N3_V06N0303 S1_V02N0601 arc: S1_V02S0601 N3_V06S0303 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0303 N3_V06S0303 .tile R68C18:PLC2 arc: S1_V02S0201 N1_V02S0201 .tile R68C19:PLC2 arc: S1_V02S0701 N1_V01S0100 arc: S3_V06S0203 N1_V02S0401 .tile R68C20:PLC2 arc: S1_V02S0001 H06E0003 arc: S1_V02S0101 V01N0101 arc: S1_V02S0601 H06E0303 arc: S3_V06S0303 H06E0303 .tile R68C21:PLC2 arc: S1_V02S0201 N1_V02S0201 .tile R68C22:PLC2 arc: N1_V02N0401 N3_V06S0203 arc: N1_V02N0601 N3_V06S0303 .tile R68C23:PLC2 arc: E1_H02E0201 N3_V06S0103 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0303 W3_H06E0303 arc: S1_V02S0501 N3_V06S0303 arc: S1_V02S0601 N3_V06S0303 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0303 N3_V06S0303 .tile R68C24:PLC2 arc: S1_V02S0101 H02W0101 arc: S1_V02S0201 H02E0201 .tile R68C25:PLC2 arc: S3_V06S0203 N3_V06S0103 arc: W1_H02W0101 N3_V06S0103 .tile R68C26:PLC2 arc: E1_H02E0001 N3_V06S0003 arc: E1_H02E0201 N3_V06S0103 arc: S1_V02S0301 N3_V06S0003 arc: S3_V06S0003 H06E0003 arc: S3_V06S0303 H06E0303 .tile R68C27:PLC2 arc: S1_V02S0201 H02E0201 .tile R68C28:PLC2 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0401 N1_V02S0101 arc: S3_V06S0003 N1_V02S0001 .tile R68C29:PLC2 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0303 W3_H06E0303 arc: S1_V02S0201 N3_V06S0103 arc: S1_V02S0301 N3_V06S0003 arc: S1_V02S0501 W3_H06E0303 arc: S3_V06S0003 W3_H06E0003 arc: S3_V06S0303 W3_H06E0303 .tile R68C31:PLC2 arc: S1_V02S0001 N3_V06S0003 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0003 .tile R68C32:PLC2 arc: S1_V02S0001 N3_V06S0003 arc: S1_V02S0501 H06E0303 arc: S3_V06S0103 N3_V06S0103 .tile R68C33:PLC2 arc: S1_V02S0701 N1_V02S0701 .tile R68C34:PLC2 arc: S3_V06S0203 N1_V02S0701 .tile R68C35:PLC2 arc: E1_H02E0001 W3_H06E0003 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0303 W3_H06E0303 arc: S1_V02S0501 W3_H06E0303 .tile R68C36:PLC2 arc: S1_V02S0001 H02E0001 .tile R68C37:PLC2 arc: S1_V02S0501 N1_V02S0401 arc: S1_V02S0601 N1_V02S0601 .tile R68C38:PLC2 arc: S1_V02S0001 H06E0003 arc: S1_V02S0501 H06E0303 .tile R68C41:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: E3_H06E0003 W3_H06E0303 arc: S1_V02S0301 W3_H06E0003 arc: S1_V02S0601 W3_H06E0303 .tile R68C42:PLC2 arc: E3_H06E0003 H01E0001 arc: S1_V02S0601 H01E0001 .tile R68C44:PLC2 arc: S1_V02S0601 H02W0601 .tile R68C45:PLC2 arc: S1_V02S0001 H06E0003 arc: W1_H02W0601 N1_V02S0601 .tile R68C46:PLC2 arc: S1_V02S0001 H02W0001 .tile R68C47:PLC2 arc: W1_H02W0001 W3_H06E0003 .tile R68C4:PLC2 arc: S1_V02S0501 N1_V02S0401 arc: S1_V02S0601 N1_V02S0301 arc: S1_V02S0701 N3_V06S0203 .tile R68C5:PLC2 arc: N1_V02N0501 N3_V06S0303 arc: S1_V02S0001 N3_V06S0003 arc: S1_V02S0201 N3_V06S0103 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N3_V06S0103 arc: V01S0000 N3_V06S0103 .tile R68C6:PLC2 arc: S1_V02S0201 H02W0201 .tile R68C7:PLC2 arc: W1_H02W0201 N3_V06S0103 .tile R68C8:PLC2 arc: S1_V02S0301 N1_V02S0301 arc: S1_V02S0501 H06W0303 arc: S1_V02S0601 H06W0303 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0303 N1_V02S0601 .tile R68C9:PLC2 arc: N3_V06N0103 S1_V02N0201 arc: S1_V02S0401 N1_V02S0101 .tile R69C10:PLC2 arc: S1_V02S0201 N3_V06S0103 arc: S1_V02S0401 N3_V06S0203 arc: S1_V02S0501 E1_H02W0501 arc: S1_V02S0701 N3_V06S0203 arc: S3_V06S0203 N3_V06S0203 .tile R69C11:PLC2 arc: S1_V02S0401 N3_V06S0203 arc: S3_V06S0203 N3_V06S0203 arc: W1_H02W0401 N3_V06S0203 .tile R69C12:PLC2 arc: S1_V02S0501 E1_H02W0501 arc: W1_H02W0501 E1_H02W0501 .tile R69C13:PLC2 arc: S1_V02S0001 E1_H02W0001 arc: S3_V06S0303 N3_V06S0203 .tile R69C14:PLC2 arc: E3_H06E0003 V06S0003 arc: E3_H06E0103 V06S0103 arc: E3_H06E0203 V06S0203 arc: E3_H06E0303 V06S0303 arc: S1_V02S0101 H02W0101 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0601 E1_H02W0601 arc: S1_V02S0701 N3_V06S0203 arc: S3_V06S0203 N3_V06S0203 arc: W1_H02W0501 V06S0303 arc: W3_H06W0303 V06S0303 .tile R69C15:PLC2 arc: E3_H06E0003 V06S0003 arc: E3_H06E0203 V06S0203 arc: N1_V02N0001 N3_V06S0003 arc: N1_V02N0301 N3_V06S0003 arc: S1_V02S0601 H02W0601 arc: S1_V02S0701 E1_H02W0701 arc: W1_H02W0001 V06S0003 arc: W1_H02W0101 V06S0103 .tile R69C16:PLC2 arc: E3_H06E0203 V06S0203 arc: E3_H06E0303 V06S0303 arc: S1_V02S0701 H02W0701 arc: S3_V06S0303 N3_V06S0303 arc: V01S0100 N3_V06S0303 arc: W1_H02W0201 V06S0103 arc: W1_H02W0601 N3_V06S0303 .tile R69C17:PLC2 arc: S3_V06S0203 N3_V06S0203 arc: W1_H02W0701 N3_V06S0203 .tile R69C19:PLC2 arc: S1_V02S0401 H06E0203 arc: S1_V02S0601 N3_V06S0303 arc: S1_V02S0701 H06E0203 .tile R69C20:PLC2 arc: E1_H02E0501 W3_H06E0303 arc: E1_H02E0701 W3_H06E0203 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0103 W3_H06E0003 arc: E3_H06E0203 W3_H06E0103 arc: E3_H06E0303 W3_H06E0303 arc: N1_V01N0101 N3_V06S0203 arc: S3_V06S0303 N3_V06S0203 .tile R69C21:PLC2 arc: E1_H02E0101 V06S0103 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0203 W3_H06E0203 arc: S1_V02S0501 H02E0501 .tile R69C22:PLC2 arc: E3_H06E0003 W3_H06E0303 arc: S1_V02S0701 W1_H02E0701 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0103 arc: V01S0100 N3_V06S0303 .tile R69C23:PLC2 arc: E1_H02E0001 V06S0003 arc: S1_V02S0101 W1_H02E0101 arc: S1_V02S0501 H06E0303 arc: S1_V02S0701 N3_V06S0203 arc: S3_V06S0303 N3_V06S0203 .tile R69C24:PLC2 arc: S1_V02S0001 H02E0001 arc: S1_V02S0601 N1_V02S0301 .tile R69C25:PLC2 arc: E1_H02E0401 N3_V06S0203 arc: E1_H02E0701 N3_V06S0203 arc: S3_V06S0303 N3_V06S0203 .tile R69C26:PLC2 arc: E1_H02E0201 W3_H06E0103 arc: E3_H06E0103 W3_H06E0003 arc: E3_H06E0203 W3_H06E0103 arc: E3_H06E0303 W3_H06E0203 arc: S1_V02S0001 W3_H06E0003 arc: S1_V02S0401 H02E0401 arc: S1_V02S0701 H02E0701 arc: S3_V06S0303 N3_V06S0303 arc: V01S0100 N3_V06S0303 .tile R69C27:PLC2 arc: E1_H02E0401 V06S0203 arc: E3_H06E0203 W3_H06E0203 arc: S1_V02S0001 W3_H06E0003 arc: S1_V02S0201 H02E0201 .tile R69C28:PLC2 arc: E1_H02E0001 W3_H06E0003 arc: E1_H02E0701 N3_V06S0203 arc: S1_V02S0001 W3_H06E0003 arc: S1_V02S0401 H02E0401 arc: S1_V02S0701 N3_V06S0203 arc: S3_V06S0303 N3_V06S0203 .tile R69C29:PLC2 arc: S3_V06S0303 N3_V06S0303 arc: V01S0100 N3_V06S0303 .tile R69C30:PLC2 arc: E1_H02E0301 V06S0003 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0701 W1_H02E0701 .tile R69C31:PLC2 arc: S1_V02S0001 N1_V02S0001 arc: S1_V02S0301 H02E0301 arc: S1_V02S0501 N3_V06S0303 arc: S3_V06S0303 N3_V06S0303 .tile R69C32:PLC2 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0203 W3_H06E0203 arc: E3_H06E0303 W3_H06E0303 arc: S1_V02S0101 W3_H06E0103 arc: S1_V02S0301 N3_V06S0003 arc: S1_V02S0401 N1_V02S0401 arc: S3_V06S0203 N1_V02S0401 arc: S3_V06S0303 N3_V06S0203 .tile R69C33:PLC2 arc: E3_H06E0203 W3_H06E0203 arc: S1_V02S0001 N3_V06S0003 arc: S1_V02S0101 N1_V02S0101 arc: S1_V02S0701 N1_V02S0701 arc: S3_V06S0003 N3_V06S0303 .tile R69C34:PLC2 arc: E3_H06E0203 N3_V06S0203 arc: S1_V02S0401 N3_V06S0203 .tile R69C35:PLC2 arc: E1_H02E0301 N3_V06S0003 arc: S1_V02S0101 H06E0103 .tile R69C36:PLC2 arc: S1_V02S0301 H02E0301 arc: V01S0000 N3_V06S0103 .tile R69C37:PLC2 arc: E1_H02E0701 N3_V06S0203 arc: S1_V02S0401 H06E0203 arc: S1_V02S0701 N3_V06S0203 .tile R69C38:PLC2 arc: E1_H02E0601 W3_H06E0303 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0303 W3_H06E0203 arc: S1_V02S0101 W3_H06E0103 arc: S1_V02S0201 N3_V06S0103 arc: S1_V02S0401 W3_H06E0203 .tile R69C39:PLC2 arc: E1_H02E0701 W3_H06E0203 arc: S1_V02S0701 W1_H02E0701 .tile R69C3:PLC2 arc: E1_H02E0601 V06S0303 .tile R69C40:PLC2 arc: E1_H02E0001 V06S0003 arc: S1_V02S0101 H02W0101 arc: S1_V02S0601 W1_H02E0601 arc: S1_V02S0701 N3_V06S0203 .tile R69C41:PLC2 arc: E1_H02E0101 N3_V06S0103 arc: E1_H02E0201 W1_H02E0701 arc: S1_V02S0001 H02E0001 arc: S1_V02S0101 H06E0103 arc: S1_V02S0201 H06E0103 arc: S1_V02S0501 H06E0303 arc: W1_H02W0101 N3_V06S0103 .tile R69C42:PLC2 arc: S1_V02S0101 H02E0101 arc: S1_V02S0201 H02E0201 arc: S1_V02S0601 N1_V02S0601 .tile R69C43:PLC2 arc: E3_H06E0303 N3_V06S0303 arc: V01S0100 N3_V06S0303 .tile R69C44:PLC2 arc: E1_H02E0101 N3_V06S0103 arc: S1_V02S0001 H02W0001 arc: S1_V02S0101 W3_H06E0103 .tile R69C45:PLC2 arc: S1_V02S0101 H02E0101 arc: S1_V02S0601 N1_V02S0601 arc: W1_H02W0001 N3_V06S0003 .tile R69C46:PLC2 arc: S1_V02S0501 H06E0303 arc: S1_V02S0601 H06E0303 .tile R69C4:PLC2 arc: S1_V02S0501 H06W0303 arc: S1_V02S0601 H02E0601 arc: V01S0100 N3_V06S0303 .tile R69C5:PLC2 arc: E1_H02E0201 N1_V01S0000 arc: S1_V02S0601 H06W0303 arc: S1_V02S0701 N3_V06S0203 arc: S3_V06S0303 N3_V06S0203 .tile R69C6:PLC2 arc: S1_V02S0201 H02E0201 arc: S1_V02S0301 H06W0003 arc: S1_V02S0501 H06W0303 .tile R69C7:PLC2 arc: N1_V02N0601 N3_V06S0303 arc: S1_V02S0101 E1_H02W0101 arc: S1_V02S0301 N3_V06S0003 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0203 N3_V06S0203 arc: W3_H06W0303 V06S0303 .tile R69C8:PLC2 arc: S1_V02S0401 N3_V06S0203 arc: W3_H06W0303 E3_H06W0303 .tile R69C9:PLC2 arc: S1_V02S0401 E1_H02W0401 arc: W1_H02W0101 V06S0103 arc: W3_H06W0003 V06S0003 arc: W3_H06W0303 V06S0303 .tile R71C10:PLC2 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0001 N3_V06S0003 arc: N1_V02N0301 N3_V06S0003 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0203 N3_V06S0203 .tile R71C11:PLC2 arc: S3_V06S0303 N3_V06S0203 arc: W1_H02W0201 V06S0103 .tile R71C13:PLC2 arc: N1_V02N0101 H02W0101 arc: N1_V02N0501 E1_H02W0501 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0203 N3_V06S0203 .tile R71C14:PLC2 arc: E3_H06E0203 N3_V06S0203 arc: E3_H06E0303 N3_V06S0303 arc: S3_V06S0003 N3_V06S0303 arc: W1_H02W0101 V06S0103 .tile R71C15:PLC2 arc: E3_H06E0303 N3_V06S0303 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0001 E1_H02W0001 arc: N1_V02N0401 N3_V06S0203 arc: N1_V02N0501 N3_V06S0303 arc: N1_V02N0601 S1_V02N0601 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0303 N3_V06S0203 arc: W1_H02W0501 N3_V06S0303 .tile R71C16:PLC2 arc: E3_H06E0003 N3_V06S0003 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0301 N3_V06S0003 arc: N1_V02N0501 H02W0501 arc: S3_V06S0003 N3_V06S0003 .tile R71C17:PLC2 arc: E1_H02E0001 V06S0003 arc: N1_V02N0501 H06E0303 arc: S3_V06S0303 H06E0303 arc: W1_H02W0001 V06S0003 arc: W1_H02W0501 V06S0303 .tile R71C18:PLC2 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0001 H02E0001 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0501 N3_V06S0303 arc: N1_V02N0601 H06E0303 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0303 N3_V06S0203 .tile R71C19:PLC2 arc: N1_V01N0001 N3_V06S0003 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0001 H06E0003 arc: N1_V02N0301 H06E0003 arc: S3_V06S0303 N3_V06S0203 .tile R71C20:PLC2 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0303 W3_H06E0203 arc: N1_V02N0601 W3_H06E0303 .tile R71C21:PLC2 arc: E1_H02E0401 N3_V06S0203 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0303 W3_H06E0303 arc: N1_V02N0501 N3_V06S0303 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0203 N3_V06S0203 .tile R71C22:PLC2 arc: E1_H02E0001 N3_V06S0003 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0103 N3_V06S0103 arc: N1_V02N0201 H02W0201 arc: N1_V02N0401 H02E0401 arc: N1_V02N0601 S1_V02N0601 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 N3_V06S0103 .tile R71C23:PLC2 arc: N1_V02N0001 H02E0001 arc: N1_V02N0301 N3_V06S0003 arc: N1_V02N0401 N3_V06S0203 arc: N1_V02N0601 N3_V06S0303 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0303 N3_V06S0303 arc: W1_H02W0201 V06S0103 .tile R71C24:PLC2 arc: E1_H02E0301 N3_V06S0003 arc: S3_V06S0003 N3_V06S0303 .tile R71C25:PLC2 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0201 H06E0103 arc: N1_V02N0301 H02E0301 arc: S3_V06S0303 N3_V06S0203 .tile R71C26:PLC2 arc: E3_H06E0003 W3_H06E0303 arc: E3_H06E0103 W3_H06E0003 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0701 N3_V06S0203 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0303 N3_V06S0203 .tile R71C27:PLC2 arc: E3_H06E0003 W3_H06E0003 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0001 N3_V06S0003 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0501 W3_H06E0303 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0003 .tile R71C28:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: E3_H06E0103 W3_H06E0003 arc: N1_V02N0001 W3_H06E0003 arc: N1_V02N0301 W3_H06E0003 arc: S3_V06S0203 N3_V06S0103 .tile R71C29:PLC2 arc: E1_H02E0201 N3_V06S0103 arc: E3_H06E0103 N3_V06S0103 arc: N1_V02N0001 H06E0003 arc: N1_V02N0401 H01E0001 arc: N1_V02N0701 N3_V06S0203 arc: S3_V06S0103 H06E0103 arc: S3_V06S0203 N3_V06S0203 .tile R71C30:PLC2 arc: N1_V02N0401 N3_V06S0203 arc: N3_V06N0003 S3_V06N0003 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0303 N3_V06S0203 .tile R71C31:PLC2 arc: E1_H02E0001 V06S0003 arc: N1_V01N0001 N3_V06S0003 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0001 H02W0001 arc: N1_V02N0201 W1_H02E0201 arc: N1_V02N0501 E1_H02W0501 arc: S1_V02S0201 W1_H02E0201 arc: S3_V06S0203 N3_V06S0203 .tile R71C32:PLC2 arc: E1_H02E0201 V06S0103 arc: E3_H06E0203 W3_H06E0103 arc: N1_V02N0001 H02E0001 arc: N1_V02N0201 W3_H06E0103 arc: N1_V02N0401 N3_V06S0203 arc: N1_V02N0701 N3_V06S0203 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0303 N3_V06S0203 arc: W1_H02W0001 N3_V06S0003 .tile R71C33:PLC2 arc: E3_H06E0003 W3_H06E0003 arc: E3_H06E0103 W3_H06E0003 arc: N1_V02N0001 W3_H06E0003 arc: N1_V02N0201 H02E0201 arc: N1_V02N0401 S1_V02N0101 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0203 arc: V01S0100 N3_V06S0303 arc: W1_H02W0501 N3_V06S0303 .tile R71C34:PLC2 arc: E3_H06E0103 W3_H06E0103 arc: N1_V02N0101 W3_H06E0103 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0303 N3_V06S0303 .tile R71C35:PLC2 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 W3_H06E0103 .tile R71C36:PLC2 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0001 N3_V06S0003 arc: N1_V02N0101 H06E0103 arc: N1_V02N0601 S1_V02N0601 .tile R71C37:PLC2 arc: N1_V02N0101 H06E0103 arc: N1_V02N0201 H06E0103 .tile R71C38:PLC2 arc: E3_H06E0303 W3_H06E0203 arc: N1_V02N0401 E1_H01W0000 .tile R71C39:PLC2 arc: E1_H01E0001 W3_H06E0003 arc: E1_H02E0201 N3_V06S0103 arc: E3_H06E0103 W3_H06E0003 arc: H01W0000 W3_H06E0103 arc: N1_V02N0401 E1_H01W0000 .tile R71C3:PLC2 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0401 N3_V06S0203 .tile R71C40:PLC2 arc: E3_H06E0103 W3_H06E0103 arc: E3_H06E0203 W3_H06E0103 arc: H01W0000 W3_H06E0103 arc: N1_V02N0001 H01E0001 arc: N1_V02N0201 H02E0201 arc: N1_V02N0301 S1_V02N0301 .tile R71C42:PLC2 arc: N1_V02N0001 N3_V06S0003 arc: N1_V02N0201 H06E0103 .tile R71C43:PLC2 arc: N1_V02N0401 H06E0203 .tile R71C44:PLC2 arc: N1_V02N0501 W3_H06E0303 .tile R71C45:PLC2 arc: N1_V02N0201 W3_H06E0103 arc: V01S0000 N3_V06S0103 .tile R71C46:PLC2 arc: N1_V02N0101 W3_H06E0103 arc: N1_V02N0201 W3_H06E0103 .tile R71C4:PLC2 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0301 S1_V02N0301 arc: N1_V02N0401 N3_V06S0203 .tile R71C6:PLC2 arc: N1_V02N0401 H06W0203 arc: N1_V02N0501 H06W0303 arc: N1_V02N0701 E1_H02W0701 arc: W1_H02W0201 E1_H02W0701 .tile R71C7:PLC2 arc: S3_V06S0203 N3_V06S0103 arc: V01S0000 N3_V06S0103 .tile R71C8:PLC2 arc: S3_V06S0303 N3_V06S0203 arc: W1_H02W0701 N3_V06S0203 .tile R71C9:PLC2 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0201 E1_H02W0201 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0501 N3_V06S0303 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0203 N1_V02S0401 arc: S3_V06S0303 N3_V06S0203 arc: W3_H06W0203 N3_V06S0203 arc: W3_H06W0303 N3_V06S0303 .tile R72C10:PLC2 arc: N1_V02N0401 N3_V06S0203 arc: N1_V02N0501 N3_V06S0303 arc: N1_V02N0601 N3_V06S0303 arc: N1_V02N0701 N3_V06S0203 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0303 N3_V06S0303 .tile R72C11:PLC2 arc: N1_V02N0001 N3_V06S0003 arc: N1_V02N0501 W1_H02E0501 arc: S3_V06S0303 H06W0303 .tile R72C12:PLC2 arc: N1_V02N0101 H06E0103 .tile R72C13:PLC2 arc: N1_V02N0201 N3_V06S0103 arc: N1_V02N0601 N3_V06S0303 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0303 N3_V06S0203 .tile R72C14:PLC2 arc: E3_H06E0303 N3_V06S0303 arc: N1_V02N0301 N3_V06S0003 arc: N1_V02N0501 N3_V06S0303 arc: N1_V02N0701 S1_V02N0601 arc: S3_V06S0303 N3_V06S0303 arc: W3_H06W0303 N3_V06S0303 .tile R72C15:PLC2 arc: E3_H06E0303 N3_V06S0303 arc: N1_V02N0301 N3_V06S0003 arc: N1_V02N0501 S1_V02N0401 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N3_V06S0103 .tile R72C16:PLC2 arc: E3_H06E0303 N3_V06S0303 arc: N1_V02N0201 N3_V06S0103 arc: N1_V02N0501 N3_V06S0303 arc: S1_V02S0301 N3_V06S0003 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0103 .tile R72C17:PLC2 arc: S3_V06S0303 H06E0303 .tile R72C18:PLC2 arc: E3_H06E0103 N3_V06S0103 arc: N1_V02N0601 N3_V06S0303 arc: N1_V02N0701 N3_V06S0203 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0303 N3_V06S0203 .tile R72C19:PLC2 arc: E1_H02E0001 N3_V06S0003 arc: N1_V02N0401 N3_V06S0203 arc: N1_V02N0501 H06E0303 arc: N1_V02N0601 H06E0303 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0203 N3_V06S0203 .tile R72C20:PLC2 arc: E3_H06E0303 W3_H06E0303 arc: N1_V02N0501 N3_V06S0303 arc: N1_V02N0601 W3_H06E0303 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0303 W3_H06E0303 .tile R72C21:PLC2 arc: E3_H06E0003 W3_H06E0303 arc: N1_V02N0001 W1_H02E0001 arc: N1_V02N0101 H06E0103 arc: N1_V02N0601 N3_V06S0303 arc: N1_V02N0701 N3_V06S0203 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 N3_V06S0303 .tile R72C22:PLC2 arc: N1_V02N0401 N3_V06S0203 arc: N1_V02N0601 N3_V06S0303 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0303 N3_V06S0203 .tile R72C23:PLC2 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0303 H06E0303 arc: V01S0100 N3_V06S0303 .tile R72C24:PLC2 arc: N1_V02N0001 H06E0003 arc: N1_V02N0501 N3_V06S0303 arc: N1_V02N0701 N3_V06S0203 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 N3_V06S0303 .tile R72C25:PLC2 arc: E3_H06E0203 N3_V06S0203 arc: E3_H06E0303 N3_V06S0303 arc: N1_V02N0001 N3_V06S0003 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0303 N3_V06S0303 .tile R72C26:PLC2 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0303 W3_H06E0303 .tile R72C27:PLC2 arc: E1_H02E0601 N3_V06S0303 arc: N1_V02N0001 N3_V06S0003 arc: N1_V02N0301 N3_V06S0003 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N3_V06S0203 arc: V01S0000 N3_V06S0103 .tile R72C28:PLC2 arc: E1_H02E0001 N3_V06S0003 arc: N1_V02N0401 H06E0203 arc: N1_V02N0601 H06E0303 arc: N1_V02N0701 H06E0203 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 N3_V06S0103 .tile R72C29:PLC2 arc: N1_V02N0601 W1_H02E0601 .tile R72C30:PLC2 arc: N1_V02N0001 W1_H02E0001 arc: N1_V02N0101 N3_V06S0103 arc: S3_V06S0103 N3_V06S0003 .tile R72C32:PLC2 arc: N1_V02N0301 N3_V06S0003 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N3_V06S0103 .tile R72C33:PLC2 arc: N1_V02N0201 N3_V06S0103 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0303 N1_V01S0100 .tile R72C34:PLC2 arc: E3_H06E0203 N3_V06S0203 arc: E3_H06E0303 N3_V06S0303 arc: N1_V02N0001 N3_V06S0003 arc: N1_V02N0201 N3_V06S0103 .tile R72C36:PLC2 arc: N1_V02N0501 N3_V06S0303 arc: N1_V02N0701 N3_V06S0203 .tile R72C37:PLC2 arc: E1_H02E0201 N3_V06S0103 arc: N1_V02N0401 H06E0203 arc: N1_V02N0501 H06E0303 arc: N1_V02N0601 H06E0303 arc: N1_V02N0701 H06E0203 .tile R72C39:PLC2 arc: N1_V02N0201 W1_H02E0201 arc: N1_V02N0501 N3_V06S0303 arc: N1_V02N0701 N3_V06S0203 .tile R72C3:PLC2 arc: E1_H02E0101 N3_V06S0103 .tile R72C40:PLC2 arc: N1_V02N0401 N3_V06S0203 .tile R72C42:PLC2 arc: N1_V02N0501 N3_V06S0303 .tile R72C43:PLC2 arc: E3_H06E0203 N3_V06S0203 arc: E3_H06E0303 N3_V06S0303 arc: N1_V02N0001 N3_V06S0003 arc: N1_V02N0701 N3_V06S0203 .tile R72C45:PLC2 arc: N1_V02N0001 N1_V01S0000 arc: N1_V02N0701 N3_V06S0203 .tile R72C46:PLC2 arc: N1_V02N0401 H06E0203 arc: N1_V02N0501 H06E0303 arc: N1_V02N0601 H06E0303 arc: N1_V02N0701 H06E0203 .tile R72C5:PLC2 arc: N1_V02N0101 W1_H02E0101 .tile R72C6:PLC2 arc: S1_V02S0601 E1_H02W0601 arc: S3_V06S0003 H06W0003 .tile R72C7:PLC2 arc: N1_V02N0201 N3_V06S0103 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0701 N3_V06S0203 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 N3_V06S0203 .tile R72C8:PLC2 arc: N1_V02N0501 E3_H06W0303 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0303 E3_H06W0303 arc: W1_H02W0601 E3_H06W0303 .tile R72C9:PLC2 arc: E1_H02E0501 N3_V06S0303 arc: E3_H06E0103 N3_V06S0103 arc: N1_V02N0301 N3_V06S0003 arc: N1_V02N0501 N3_V06S0303 arc: S1_V02S0001 N3_V06S0003 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0103 arc: W3_H06W0003 N3_V06S0003 .tile R73C10:PLC2 arc: S3_V06S0303 N3_V06S0303 .tile R73C15:PLC2 arc: N1_V02N0601 N3_V06S0303 arc: S3_V06S0003 N3_V06S0303 .tile R73C16:PLC2 arc: S3_V06S0003 N3_V06S0303 .tile R73C18:PLC2 arc: N1_V02N0401 N3_V06S0203 arc: S3_V06S0303 N3_V06S0203 .tile R73C19:PLC2 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0003 .tile R73C21:PLC2 arc: S3_V06S0303 N3_V06S0203 .tile R73C22:PLC2 arc: N1_V02N0601 N3_V06S0303 arc: S3_V06S0303 N3_V06S0303 .tile R73C23:PLC2 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 N1_V01S0100 .tile R73C24:PLC2 arc: S3_V06S0203 N3_V06S0103 .tile R73C25:PLC2 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0203 N3_V06S0103 .tile R73C27:PLC2 arc: N1_V02N0401 N3_V06S0203 arc: S3_V06S0203 N1_V01S0000 arc: S3_V06S0303 N3_V06S0203 .tile R73C28:PLC2 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0303 .tile R73C30:PLC2 arc: S3_V06S0103 N3_V06S0003 .tile R73C31:PLC2 arc: S1_V02S0301 N1_V02S0201 .tile R73C32:PLC2 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 N3_V06S0303 .tile R73C33:PLC2 arc: N1_V02N0101 N3_V06S0103 arc: S3_V06S0203 N3_V06S0103 .tile R73C36:PLC2 arc: N1_V02N0601 N3_V06S0303 .tile R73C40:PLC2 arc: N1_V02N0301 N3_V06S0003 .tile R73C4:PLC2 arc: N1_V02N0301 N3_V06S0003 .tile R73C7:PLC2 arc: S3_V06S0303 N3_V06S0303 .tile R73C9:PLC2 arc: N1_V02N0401 N3_V06S0203 arc: S3_V06S0203 N3_V06S0203 .tile R74C11:PLC2 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0303 N3_V06S0303 .tile R74C13:PLC2 arc: S3_V06S0203 N3_V06S0203 .tile R74C14:PLC2 arc: N1_V02N0601 N3_V06S0303 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0303 .tile R74C15:PLC2 arc: N1_V02N0401 N3_V06S0203 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0303 N3_V06S0203 .tile R74C16:PLC2 arc: S3_V06S0003 N1_V02S0301 .tile R74C17:PLC2 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0003 .tile R74C19:PLC2 arc: S3_V06S0303 N3_V06S0203 .tile R74C20:PLC2 arc: S3_V06S0303 N3_V06S0303 .tile R74C23:PLC2 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0203 N3_V06S0103 .tile R74C25:PLC2 arc: S3_V06S0303 N3_V06S0203 .tile R74C26:PLC2 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0303 N3_V06S0303 .tile R74C28:PLC2 arc: S3_V06S0003 N3_V06S0003 .tile R74C29:PLC2 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0303 N3_V06S0303 .tile R74C31:PLC2 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0203 N3_V06S0103 .tile R74C34:PLC2 arc: S3_V06S0203 N3_V06S0203 .tile R74C5:PLC2 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0303 N3_V06S0203 .tile R74C6:PLC2 arc: S3_V06S0303 N1_V02S0601 .tile R74C8:PLC2 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0303 N3_V06S0303 .tile R74C9:PLC2 arc: S3_V06S0003 N1_V02S0001 .tile R75C10:PLC2 arc: S3_V06S0303 N3_V06S0203 .tile R75C11:PLC2 arc: S3_V06S0303 N3_V06S0203 .tile R75C13:PLC2 arc: S3_V06S0303 N3_V06S0303 .tile R75C14:PLC2 arc: S3_V06S0303 N3_V06S0203 .tile R75C16:PLC2 arc: S3_V06S0303 N3_V06S0303 .tile R75C17:PLC2 arc: S3_V06S0203 N3_V06S0203 .tile R75C20:PLC2 arc: S3_V06S0003 N3_V06S0303 .tile R75C22:PLC2 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N3_V06S0103 .tile R75C23:PLC2 arc: S3_V06S0003 N3_V06S0303 .tile R75C25:PLC2 arc: S3_V06S0303 N3_V06S0303 .tile R75C26:PLC2 arc: S3_V06S0303 N3_V06S0303 .tile R75C28:PLC2 arc: S3_V06S0003 N3_V06S0303 .tile R75C29:PLC2 arc: S3_V06S0303 N3_V06S0303 .tile R75C31:PLC2 arc: S3_V06S0003 N1_V02S0301 arc: S3_V06S0303 N3_V06S0303 .tile R75C32:PLC2 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0303 N3_V06S0203 .tile R75C33:PLC2 arc: S3_V06S0003 N3_V06S0003 .tile R75C5:PLC2 arc: S3_V06S0003 N3_V06S0303 .tile R75C7:PLC2 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0303 N3_V06S0203 .tile R76C10:PLC2 arc: N3_V06N0003 S3_V06N0303 .tile R76C11:PLC2 arc: N3_V06N0103 S3_V06N0003 arc: N3_V06N0203 S3_V06N0203 .tile R76C13:PLC2 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0103 S3_V06N0103 .tile R76C15:PLC2 arc: N3_V06N0203 S3_V06N0103 .tile R76C17:PLC2 arc: N3_V06N0203 S3_V06N0203 .tile R76C18:PLC2 arc: N3_V06N0103 S3_V06N0103 .tile R76C19:PLC2 arc: N3_V06N0003 S3_V06N0003 arc: N3_V06N0303 S3_V06N0303 .tile R76C21:PLC2 arc: N3_V06N0103 S3_V06N0103 .tile R76C22:PLC2 arc: N3_V06N0003 S3_V06N0303 .tile R76C24:PLC2 arc: S3_V06S0303 N3_V06S0203 .tile R76C9:PLC2 arc: N3_V06N0103 S3_V06N0103 .tile R77C10:PLC2 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0203 N3_V06S0203 .tile R77C11:PLC2 arc: S3_V06S0003 N3_V06S0303 .tile R77C13:PLC2 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0203 N3_V06S0203 .tile R77C14:PLC2 arc: S3_V06S0003 N3_V06S0003 .tile R77C15:PLC2 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0303 N3_V06S0303 .tile R77C16:PLC2 arc: S3_V06S0103 N3_V06S0003 .tile R77C17:PLC2 arc: S3_V06S0303 N3_V06S0303 .tile R77C18:PLC2 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0003 .tile R77C19:PLC2 arc: S3_V06S0303 N3_V06S0303 .tile R77C21:PLC2 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N3_V06S0203 .tile R77C22:PLC2 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 N3_V06S0103 .tile R77C23:PLC2 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0303 N3_V06S0303 .tile R77C24:PLC2 arc: S3_V06S0003 N3_V06S0003 .tile R77C25:PLC2 arc: S3_V06S0303 N3_V06S0303 .tile R77C26:PLC2 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0303 .tile R77C27:PLC2 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0203 N3_V06S0103 .tile R77C28:PLC2 arc: S3_V06S0203 N3_V06S0203 .tile R77C29:PLC2 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 N3_V06S0203 .tile R77C30:PLC2 arc: N3_V06N0003 S3_V06N0303 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0003 .tile R77C31:PLC2 arc: S3_V06S0303 N3_V06S0203 .tile R77C32:PLC2 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0303 .tile R77C33:PLC2 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 N3_V06S0303 .tile R77C34:PLC2 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0303 N3_V06S0303 .tile R77C35:PLC2 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 N3_V06S0103 .tile R77C7:PLC2 arc: S3_V06S0303 N3_V06S0203 .tile R77C8:PLC2 arc: S3_V06S0003 N3_V06S0303 .tile R77C9:PLC2 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0303 N3_V06S0203 .tile R78C10:PLC2 arc: S1_V02S0501 N3_V06S0303 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0303 .tile R78C11:PLC2 arc: V01S0100 N3_V06S0303 .tile R78C13:PLC2 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0103 N3_V06S0003 .tile R78C14:PLC2 arc: S3_V06S0303 N3_V06S0303 arc: V01S0100 N3_V06S0303 .tile R78C15:PLC2 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0203 .tile R78C16:PLC2 arc: E1_H02E0301 N3_V06S0003 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N3_V06S0103 .tile R78C17:PLC2 arc: S1_V02S0301 H02E0301 arc: V01S0100 N3_V06S0303 .tile R78C18:PLC2 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0303 .tile R78C19:PLC2 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0203 N3_V06S0203 .tile R78C20:PLC2 arc: S3_V06S0003 N3_V06S0003 arc: V01S0100 N3_V06S0303 .tile R78C21:PLC2 arc: S1_V02S0401 N3_V06S0203 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0303 .tile R78C22:PLC2 arc: S1_V02S0001 N3_V06S0003 arc: S1_V02S0601 N3_V06S0303 .tile R78C23:PLC2 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0303 N3_V06S0303 .tile R78C24:PLC2 arc: S1_V02S0601 N3_V06S0303 arc: S3_V06S0303 N3_V06S0203 .tile R78C25:PLC2 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0203 N3_V06S0103 arc: S3_V06S0303 N3_V06S0303 .tile R78C26:PLC2 arc: S1_V02S0301 N3_V06S0003 arc: S3_V06S0003 N3_V06S0303 arc: V01S0100 N3_V06S0303 .tile R78C27:PLC2 arc: S1_V02S0701 N3_V06S0203 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0203 N3_V06S0103 .tile R78C28:PLC2 arc: S1_V02S0301 N3_V06S0003 arc: S3_V06S0103 N3_V06S0103 .tile R78C30:PLC2 arc: S3_V06S0103 N3_V06S0103 .tile R78C32:PLC2 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 N3_V06S0203 .tile R78C33:PLC2 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0303 N3_V06S0303 .tile R78C6:PLC2 arc: S3_V06S0103 N3_V06S0003 .tile R78C7:PLC2 arc: S3_V06S0103 N3_V06S0103 arc: S3_V06S0203 N3_V06S0203 .tile R78C8:PLC2 arc: S3_V06S0003 N3_V06S0003 arc: V01S0100 N3_V06S0303 .tile R78C9:PLC2 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0203 N3_V06S0103 .tile R79C10:PLC2 arc: S3_V06S0003 N3_V06S0303 arc: S3_V06S0303 N3_V06S0303 .tile R79C11:PLC2 arc: S3_V06S0103 N1_V01S0100 .tile R79C13:PLC2 arc: S1_V02S0301 E1_H02W0301 .tile R79C14:PLC2 arc: S3_V06S0103 N1_V01S0100 .tile R79C15:PLC2 arc: S3_V06S0103 N3_V06S0003 arc: W1_H02W0301 N3_V06S0003 .tile R79C16:PLC2 arc: S3_V06S0003 N3_V06S0003 .tile R79C17:PLC2 arc: S3_V06S0103 N1_V01S0100 .tile R79C18:PLC2 arc: S3_V06S0303 N3_V06S0303 .tile R79C19:PLC2 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N3_V06S0103 .tile R79C20:PLC2 arc: S3_V06S0103 N1_V01S0100 .tile R79C21:PLC2 arc: S3_V06S0003 N3_V06S0303 .tile R79C22:PLC2 arc: S3_V06S0003 N3_V06S0303 .tile R79C23:PLC2 arc: S3_V06S0103 N3_V06S0003 arc: S3_V06S0203 N3_V06S0103 .tile R79C24:PLC2 arc: S1_V02S0401 N3_V06S0203 .tile R79C25:PLC2 arc: S3_V06S0003 N3_V06S0003 arc: S3_V06S0303 N3_V06S0203 .tile R79C26:PLC2 arc: S3_V06S0103 N1_V01S0100 .tile R79C27:PLC2 arc: S1_V02S0601 N3_V06S0303 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 N3_V06S0303 .tile R79C28:PLC2 arc: S3_V06S0203 N3_V06S0203 arc: S3_V06S0303 N3_V06S0303 .tile R79C30:PLC2 arc: S3_V06S0203 N3_V06S0103 .tile R79C32:PLC2 arc: S3_V06S0303 N3_V06S0203 arc: V01S0100 N3_V06S0303 .tile R79C33:PLC2 arc: S3_V06S0303 N3_V06S0203 .tile R79C7:PLC2 arc: S3_V06S0303 N3_V06S0303 .tile R79C8:PLC2 arc: S3_V06S0103 N1_V01S0100 .tile R79C9:PLC2 arc: S3_V06S0203 N3_V06S0203 .tile R7C27:PLC2 arc: S3_V06S0003 N3_V06S0003 .tile R7C33:PLC2 arc: S3_V06S0303 N3_V06S0303 .tile R80C10:PLC2 arc: S1_V02S0001 W1_H02E0001 arc: S1_V02S0501 N1_V02S0501 .tile R80C11:PLC2 arc: S1_V02S0201 N3_V06S0103 arc: S1_V02S0501 N3_V06S0303 .tile R80C13:PLC2 arc: S1_V02S0701 N3_V06S0203 .tile R80C14:PLC2 arc: S1_V02S0601 N3_V06S0303 arc: S1_V02S0701 N3_V06S0203 .tile R80C15:PLC2 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0301 N3_V06S0003 arc: S1_V02S0501 N3_V06S0303 .tile R80C16:PLC2 arc: S1_V02S0001 N3_V06S0003 .tile R80C17:PLC2 arc: E1_H02E0201 N3_V06S0103 arc: E3_H06E0103 N3_V06S0103 arc: S1_V02S0001 N3_V06S0003 arc: S1_V02S0601 N1_V02S0301 arc: W1_H02W0201 N3_V06S0103 .tile R80C18:PLC2 arc: S1_V02S0201 H02E0201 .tile R80C19:PLC2 arc: S1_V02S0601 N3_V06S0303 .tile R80C20:PLC2 arc: S1_V02S0201 H06E0103 arc: S1_V02S0501 N3_V06S0303 .tile R80C21:PLC2 arc: S1_V02S0501 N1_V02S0401 .tile R80C22:PLC2 arc: E1_H02E0001 N1_V02S0001 arc: S1_V02S0601 N1_V02S0601 .tile R80C23:PLC2 arc: S1_V02S0001 H02E0001 arc: S1_V02S0301 N3_V06S0003 arc: S1_V02S0401 N3_V06S0203 .tile R80C24:PLC2 arc: S1_V02S0501 H02W0501 arc: S1_V02S0601 H02W0601 arc: S1_V02S0701 N1_V02S0601 .tile R80C25:PLC2 arc: W1_H02W0501 N3_V06S0303 arc: W1_H02W0601 V06S0303 .tile R80C26:PLC2 arc: E1_H02E0201 N3_V06S0103 arc: S1_V02S0301 N1_V02S0301 arc: S1_V02S0501 N3_V06S0303 arc: S1_V02S0601 N3_V06S0303 .tile R80C27:PLC2 arc: E1_H02E0701 N1_V02S0701 arc: S1_V02S0201 H02E0201 .tile R80C28:PLC2 arc: S1_V02S0301 N3_V06S0003 arc: S1_V02S0601 N1_V02S0301 arc: S1_V02S0701 H02E0701 .tile R80C29:PLC2 arc: S1_V02S0101 N3_V06S0103 arc: S1_V02S0501 N3_V06S0303 .tile R80C31:PLC2 arc: E1_H02E0001 N3_V06S0003 arc: S1_V02S0001 N3_V06S0003 arc: S1_V02S0401 N3_V06S0203 .tile R80C32:PLC2 arc: S1_V02S0001 H02E0001 arc: S1_V02S0101 N1_V01S0100 .tile R80C33:PLC2 arc: S1_V02S0201 E1_H02W0201 arc: S1_V02S0301 E1_H02W0301 arc: S1_V02S0401 H02W0401 .tile R80C34:PLC2 arc: W1_H02W0401 N3_V06S0203 .tile R80C35:PLC2 arc: W1_H02W0201 V06S0103 arc: W1_H02W0301 V06S0003 .tile R80C5:PLC2 arc: S1_V02S0201 N3_V06S0103 arc: S1_V02S0601 N3_V06S0303 .tile R80C6:PLC2 arc: S1_V02S0601 N3_V06S0303 .tile R80C8:PLC2 arc: E1_H02E0001 N3_V06S0003 arc: E1_H02E0201 N3_V06S0103 arc: S1_V02S0501 N3_V06S0303 .tile R80C9:PLC2 arc: S1_V02S0201 H02E0201 arc: S1_V02S0301 N3_V06S0003 .tile R81C10:PLC2 arc: S1_V02S0501 N3_V06S0303 arc: V01S0100 N3_V06S0303 .tile R81C11:PLC2 arc: V01S0100 N3_V06S0303 .tile R81C13:PLC2 arc: E1_H02E0001 V06S0003 arc: S1_V02S0601 N1_V02S0301 arc: V01S0100 N3_V06S0303 .tile R81C14:PLC2 arc: S1_V02S0001 H02E0001 arc: S1_V02S0201 E1_H02W0201 arc: V01S0100 N3_V06S0303 .tile R81C15:PLC2 arc: S1_V02S0401 E1_H02W0401 .tile R81C16:PLC2 arc: E1_H02E0401 V06S0203 arc: E3_H06E0203 V06S0203 arc: E3_H06E0303 N3_V06S0303 arc: V01S0100 N3_V06S0303 arc: W1_H02W0201 V06S0103 .tile R81C17:PLC2 arc: S1_V02S0401 H02E0401 arc: S1_V02S0701 N3_V06S0203 arc: W1_H02W0401 N3_V06S0203 .tile R81C18:PLC2 arc: E1_H02E0401 V06S0203 .tile R81C19:PLC2 arc: E1_H02E0001 V06S0003 arc: S1_V02S0401 H02E0401 arc: S1_V02S0501 H06E0303 arc: S1_V02S0601 H06E0303 arc: S1_V02S0701 H06E0203 .tile R81C20:PLC2 arc: S1_V02S0301 N3_V06S0003 .tile R81C21:PLC2 arc: S1_V02S0001 W1_H02E0001 .tile R81C22:PLC2 arc: E1_H02E0101 N3_V06S0103 arc: S1_V02S0301 H02W0301 arc: S1_V02S0401 N3_V06S0203 .tile R81C23:PLC2 arc: E1_H02E0201 V06S0103 arc: S1_V02S0101 H02E0101 arc: W1_H02W0301 N3_V06S0003 .tile R81C24:PLC2 arc: S1_V02S0001 H02W0001 arc: S1_V02S0201 H02E0201 arc: S1_V02S0501 N1_V02S0401 .tile R81C25:PLC2 arc: E3_H06E0303 N3_V06S0303 arc: W1_H02W0001 V06S0003 .tile R81C26:PLC2 arc: V01S0100 N3_V06S0303 .tile R81C27:PLC2 arc: S1_V02S0601 N1_V02S0601 .tile R81C28:PLC2 arc: E1_H02E0301 N3_V06S0003 arc: S1_V02S0501 H06E0303 arc: S1_V02S0601 H06E0303 .tile R81C29:PLC2 arc: V01S0100 N3_V06S0303 .tile R81C30:PLC2 arc: E1_H02E0101 V06S0103 arc: S1_V02S0301 W1_H02E0301 .tile R81C31:PLC2 arc: S1_V02S0001 N3_V06S0003 arc: S1_V02S0101 H02E0101 arc: S1_V02S0501 N3_V06S0303 .tile R81C32:PLC2 arc: S1_V02S0001 N3_V06S0003 arc: S1_V02S0601 N3_V06S0303 arc: V01S0100 N3_V06S0303 .tile R81C33:PLC2 arc: E1_H02E0301 N3_V06S0003 .tile R81C34:PLC2 arc: S1_V02S0301 H02E0301 .tile R81C5:PLC2 arc: S1_V02S0001 N3_V06S0003 .tile R81C6:PLC2 arc: S1_V02S0301 H06W0003 .tile R81C7:PLC2 arc: S1_V02S0101 N3_V06S0103 arc: V01S0100 N3_V06S0303 .tile R81C9:PLC2 arc: W3_H06W0003 V06S0003 .tile R83C10:PLC2 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0001 N3_V06S0003 arc: N1_V02N0301 N3_V06S0003 arc: N1_V02N0401 N3_V06S0203 .tile R83C11:PLC2 arc: N1_V02N0201 W1_H02E0201 arc: N1_V02N0301 N3_V06S0003 .tile R83C13:PLC2 arc: E3_H06E0103 W3_H06E0103 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0101 E1_H02W0101 arc: N1_V02N0401 N3_V06S0203 .tile R83C14:PLC2 arc: N1_V02N0301 N3_V06S0003 .tile R83C15:PLC2 arc: N1_V02N0001 N3_V06S0003 arc: N1_V02N0201 N3_V06S0103 arc: N1_V02N0401 S1_V02N0101 arc: N1_V02N0601 N3_V06S0303 arc: W1_H02W0101 N3_V06S0103 .tile R83C16:PLC2 arc: E3_H06E0103 N3_V06S0103 arc: V01S0000 N3_V06S0103 .tile R83C17:PLC2 arc: N1_V02N0501 N3_V06S0303 .tile R83C18:PLC2 arc: E1_H02E0001 N3_V06S0003 arc: E1_H02E0201 N3_V06S0103 arc: N1_V02N0001 N3_V06S0003 arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0401 V01N0001 arc: N1_V02N0601 S1_V02N0601 .tile R83C19:PLC2 arc: E3_H06E0103 W3_H06E0103 arc: N1_V02N0101 H06E0103 arc: N1_V02N0201 H06E0103 arc: N1_V02N0501 N3_V06S0303 .tile R83C20:PLC2 arc: N1_V02N0001 W1_H02E0001 arc: N1_V02N0201 W1_H02E0201 .tile R83C21:PLC2 arc: E1_H02E0201 N3_V06S0103 arc: N1_V02N0401 N3_V06S0203 .tile R83C22:PLC2 arc: E1_H02E0001 N3_V06S0003 arc: E3_H06E0103 N3_V06S0103 arc: N1_V02N0101 S1_V02N0001 arc: N1_V02N0201 H02E0201 .tile R83C23:PLC2 arc: N1_V02N0001 H02E0001 arc: N1_V02N0301 N3_V06S0003 arc: N1_V02N0601 N3_V06S0303 .tile R83C24:PLC2 arc: E1_H02E0301 N3_V06S0003 arc: N1_V02N0601 H02W0601 .tile R83C25:PLC2 arc: E1_H02E0101 W3_H06E0103 arc: N1_V02N0201 H06E0103 arc: N1_V02N0301 H02E0301 arc: W1_H02W0601 N3_V06S0303 .tile R83C26:PLC2 arc: N1_V02N0501 N3_V06S0303 arc: N1_V02N0701 N3_V06S0203 .tile R83C27:PLC2 arc: E1_H02E0301 N3_V06S0003 arc: E1_H02E0401 V01N0001 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0301 N3_V06S0003 arc: N1_V02N0401 N3_V06S0203 arc: N1_V02N0601 V01N0001 arc: V00T0100 W1_H02E0101 arc: CLK0 G_HPBX0000 arc: E3_H06E0303 Q6 arc: M6 V00T0100 arc: MUXCLK3 CLK0 word: SLICED.K0.INIT 0000000000000000 word: SLICED.K1.INIT 0000000000000000 enum: SLICED.MODE LOGIC enum: SLICED.GSR DISABLED enum: SLICED.REG0.SD 0 enum: SLICED.REG1.SD 0 enum: SLICED.REG0.REGSET RESET enum: SLICED.REG1.REGSET RESET enum: SLICED.REG0.LSRMODE LSR enum: SLICED.REG1.LSRMODE LSR enum: SLICED.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICED.CCU2.INJECT1_0 _NONE_ enum: SLICED.CCU2.INJECT1_1 _NONE_ enum: SLICED.A0MUX 1 enum: SLICED.B0MUX 1 enum: SLICED.C0MUX 1 enum: SLICED.D0MUX 1 enum: SLICED.A1MUX 1 enum: SLICED.B1MUX 1 enum: SLICED.C1MUX 1 enum: SLICED.D1MUX 1 .tile R83C28:PLC2 arc: E1_H02E0401 N3_V06S0203 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0701 N3_V06S0203 .tile R83C29:PLC2 arc: N1_V02N0201 N3_V06S0103 arc: N1_V02N0301 W1_H02E0301 arc: N1_V02N0401 W1_H02E0401 arc: N1_V02N0701 N3_V06S0203 .tile R83C30:PLC2 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0201 N3_V06S0103 arc: N1_V02N0401 W1_H02E0401 arc: N3_V06N0303 H06E0303 .tile R83C31:PLC2 arc: N1_V02N0001 H02W0001 arc: N1_V02N0601 N3_V06S0303 .tile R83C32:PLC2 arc: N1_V01N0101 N3_V06S0203 arc: N1_V02N0501 N3_V06S0303 arc: W1_H02W0001 N3_V06S0003 .tile R83C33:PLC2 arc: N1_V02N0201 H02W0201 arc: N1_V02N0401 N3_V06S0203 arc: N1_V02N0601 N3_V06S0303 .tile R83C34:PLC2 arc: N1_V02N0501 N3_V06S0303 arc: W1_H02W0201 N3_V06S0103 .tile R83C6:PLC2 arc: N1_V02N0001 H06W0003 .tile R83C7:PLC2 arc: N1_V02N0601 N3_V06S0303 arc: V00B0100 V02S0101 arc: CLK0 G_HPBX0000 arc: E3_H06E0103 Q2 arc: M2 V00B0100 arc: MUXCLK1 CLK0 word: SLICEB.K0.INIT 0000000000000000 word: SLICEB.K1.INIT 0000000000000000 enum: SLICEB.MODE LOGIC enum: SLICEB.GSR DISABLED enum: SLICEB.REG0.SD 0 enum: SLICEB.REG1.SD 0 enum: SLICEB.REG0.REGSET RESET enum: SLICEB.REG1.REGSET RESET enum: SLICEB.REG0.LSRMODE LSR enum: SLICEB.REG1.LSRMODE LSR enum: SLICEB.CEMUX 1 enum: LSR0.SRMODE LSR_OVER_CE enum: LSR0.LSRMUX LSR enum: LSR1.SRMODE LSR_OVER_CE enum: LSR1.LSRMUX LSR enum: CLK0.CLKMUX CLK enum: SLICEB.CCU2.INJECT1_0 _NONE_ enum: SLICEB.CCU2.INJECT1_1 _NONE_ enum: SLICEB.A0MUX 1 enum: SLICEB.B0MUX 1 enum: SLICEB.C0MUX 1 enum: SLICEB.D0MUX 1 enum: SLICEB.A1MUX 1 enum: SLICEB.B1MUX 1 enum: SLICEB.C1MUX 1 enum: SLICEB.D1MUX 1 .tile R83C8:PLC2 arc: N1_V02N0301 N3_V06S0003 .tile R83C9:PLC2 arc: E1_H02E0201 N3_V06S0103 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0001 N3_V06S0003 arc: N1_V02N0401 S1_V02N0401 arc: N1_V02N0601 N3_V06S0303 arc: V01S0000 N3_V06S0103 arc: W3_H06W0003 N3_V06S0003 .tile R84C10:PLC2 arc: N1_V02N0401 N3_V06S0203 arc: N1_V02N0501 N3_V06S0303 arc: N1_V02N0601 N3_V06S0303 arc: N1_V02N0701 N3_V06S0203 .tile R84C13:PLC2 arc: N1_V02N0201 N3_V06S0103 .tile R84C14:PLC2 arc: N1_V02N0501 N3_V06S0303 .tile R84C15:PLC2 arc: N1_V02N0401 N3_V06S0203 arc: N1_V02N0501 N3_V06S0303 .tile R84C16:PLC2 arc: E3_H06E0103 N3_V06S0103 arc: N1_V02N0201 N3_V06S0103 arc: N1_V02N0401 N1_V01S0000 arc: N1_V02N0701 N3_V06S0203 .tile R84C18:PLC2 arc: E3_H06E0103 N3_V06S0103 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0501 N3_V06S0303 .tile R84C19:PLC2 arc: N1_V02N0201 H06E0103 arc: N1_V02N0401 N3_V06S0203 .tile R84C20:PLC2 arc: N1_V02N0001 N3_V06S0003 .tile R84C21:PLC2 arc: N1_V02N0101 H06E0103 arc: N1_V02N0601 N3_V06S0303 arc: N1_V02N0701 N3_V06S0203 .tile R84C23:PLC2 arc: N1_V02N0501 N3_V06S0303 .tile R84C24:PLC2 arc: N1_V02N0501 N3_V06S0303 .tile R84C25:PLC2 arc: E3_H06E0203 N3_V06S0203 arc: E3_H06E0303 N3_V06S0303 .tile R84C26:PLC2 arc: N1_V02N0001 N3_V06S0003 .tile R84C27:PLC2 arc: N1_V01N0001 N3_V06S0003 arc: N1_V02N0701 N3_V06S0203 .tile R84C28:PLC2 arc: E1_H02E0201 N3_V06S0103 arc: N1_V02N0401 H06E0203 arc: N1_V02N0501 H06E0303 arc: N1_V02N0601 H06E0303 arc: N1_V02N0701 H06E0203 .tile R84C30:PLC2 arc: N1_V02N0201 W1_H02E0201 .tile R84C32:PLC2 arc: E1_H02E0101 N3_V06S0103 arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0401 N3_V06S0203 .tile R84C33:PLC2 arc: N1_V02N0101 N3_V06S0103 arc: N1_V02N0501 N3_V06S0303 .tile R84C34:PLC2 arc: N1_V02N0101 W1_H02E0101 .tile R84C6:PLC2 arc: N1_V02N0201 N3_V06S0103 arc: N1_V02N0701 H06W0203 .tile R84C7:PLC2 arc: N1_V02N0201 N3_V06S0103 arc: N1_V02N0701 N3_V06S0203 .tile R84C8:PLC2 arc: N1_V02N0001 N3_V06S0003 .tile R84C9:PLC2 arc: N1_V02N0001 N3_V06S0003 arc: N1_V02N0601 N1_V01S0000 arc: N1_V02N0701 N3_V06S0203 arc: W3_H06W0203 N1_V01S0000 .tile R85C15:PLC2 arc: N1_V02N0101 N3_V06S0103 .tile R85C18:PLC2 arc: N1_V02N0601 N3_V06S0303 .tile R85C22:PLC2 arc: N1_V02N0001 N3_V06S0003 .tile R85C9:PLC2 arc: N1_V02N0401 N3_V06S0203 .tile R88C7:PLC2 arc: N3_V06N0103 S3_V06N0003 .tile R8C28:PLC2 arc: N3_V06N0103 S3_V06N0103 .tile TAP_R22C13:TAP_DRIVE_CIB arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R22C31:TAP_DRIVE_CIB arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R22C58:TAP_DRIVE_CIB arc: L_HPBX0000 G_VPTX0000 .tile TAP_R29C31:TAP_DRIVE arc: L_HPBX0100 G_VPTX0100 .tile TAP_R30C31:TAP_DRIVE arc: L_HPBX0100 G_VPTX0100 .tile TAP_R31C31:TAP_DRIVE arc: L_HPBX0100 G_VPTX0100 .tile TAP_R32C31:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: L_HPBX0100 G_VPTX0100 .tile TAP_R33C13:TAP_DRIVE arc: R_HPBX0000 G_VPTX0000 .tile TAP_R33C31:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: L_HPBX0100 G_VPTX0100 .tile TAP_R35C31:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: L_HPBX0100 G_VPTX0100 arc: R_HPBX0000 G_VPTX0000 arc: R_HPBX0100 G_VPTX0100 .tile TAP_R36C13:TAP_DRIVE arc: R_HPBX0000 G_VPTX0000 arc: R_HPBX0100 G_VPTX0100 .tile TAP_R36C31:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R37C13:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 arc: R_HPBX0100 G_VPTX0100 .tile TAP_R37C31:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: L_HPBX0100 G_VPTX0100 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R38C13:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R38C31:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R39C13:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R39C31:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R40C13:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R40C31:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R41C13:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R41C31:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R42C13:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R42C31:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R43C13:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R43C31:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R44C13:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R44C31:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R45C13:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R45C31:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R46C13:TAP_DRIVE_CIB arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R46C31:TAP_DRIVE_CIB arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R47C13:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R47C31:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R48C13:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R48C31:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R49C13:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R49C31:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R50C13:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R50C31:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R51C13:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R51C31:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R52C13:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R52C31:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R53C13:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R53C31:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R54C13:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R54C31:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R55C13:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R55C31:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R56C13:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R56C31:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R57C13:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R57C31:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 .tile TAP_R59C13:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R59C31:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R60C13:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R60C31:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R61C13:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R61C31:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R62C13:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R62C31:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R63C13:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R63C31:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R64C13:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R64C31:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 .tile TAP_R65C13:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R65C31:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 .tile TAP_R66C13:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R66C31:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 .tile TAP_R70C13:TAP_DRIVE_CIB arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R70C31:TAP_DRIVE_CIB arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R70C58:TAP_DRIVE_CIB arc: L_HPBX0000 G_VPTX0000 .tile TAP_R82C13:TAP_DRIVE_CIB arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R82C31:TAP_DRIVE_CIB arc: L_HPBX0000 G_VPTX0000 arc: R_HPBX0000 G_VPTX0000 .tile TAP_R83C13:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 .tile TAP_R83C31:TAP_DRIVE arc: L_HPBX0000 G_VPTX0000 .bram_init 3 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 4 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 5 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 6 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 7 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 8 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 9 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 10 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 11 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 12 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 13 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 14 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 15 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 16 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 17 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 18 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 19 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 20 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 21 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 22 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 23 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 24 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 25 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 26 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 27 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 28 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 29 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 30 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 31 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 32 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 33 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 34 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 35 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 36 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 37 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 38 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 39 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 40 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 41 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 42 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 43 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 44 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 45 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 46 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 47 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 48 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 49 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 50 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 51 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 52 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 53 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 54 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 55 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 56 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 57 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 58 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 59 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 60 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 61 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 62 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 63 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 64 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 65 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .bram_init 66 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 .tile_group MIB_R22C31:MIB_EBR0 MIB_R22C32:MIB_EBR1 word: EBR0.WID 100000100 word: EBR0.CSDECODE_A 111 word: EBR0.CSDECODE_B 111 enum: EBR0.MODE DP16KD enum: EBR0.DP16KD.DATA_WIDTH_A 1 enum: EBR0.DP16KD.DATA_WIDTH_B 1 enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR0.REGMODE_A NOREG enum: EBR0.REGMODE_B NOREG enum: EBR0.RESETMODE SYNC enum: EBR0.ASYNC_RESET_RELEASE SYNC enum: EBR0.GSR DISABLED enum: EBR0.CLKAMUX CLKA enum: EBR0.CLKBMUX CLKB enum: EBR0.RSTAMUX INV enum: EBR0.RSTBMUX INV enum: EBR0.WEAMUX WEA enum: EBR0.WEBMUX INV enum: EBR0.CEAMUX CEA enum: EBR0.CEBMUX CEB enum: EBR0.OCEAMUX OCEA enum: EBR0.OCEBMUX OCEB .tile_group MIB_R22C15:MIB_EBR2 MIB_R22C16:MIB_EBR3 MIB_R22C17:MIB_EBR4 word: EBR1.WID 000000100 word: EBR1.CSDECODE_A 111 word: EBR1.CSDECODE_B 111 enum: EBR1.MODE DP16KD enum: EBR1.DP16KD.DATA_WIDTH_A 1 enum: EBR1.DP16KD.DATA_WIDTH_B 1 enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR1.REGMODE_A NOREG enum: EBR1.REGMODE_B NOREG enum: EBR1.RESETMODE SYNC enum: EBR1.ASYNC_RESET_RELEASE SYNC enum: EBR1.GSR DISABLED enum: EBR1.CLKAMUX CLKA enum: EBR1.CLKBMUX CLKB enum: EBR1.RSTAMUX INV enum: EBR1.RSTBMUX INV enum: EBR1.WEAMUX WEA enum: EBR1.WEBMUX INV enum: EBR1.CEAMUX CEA enum: EBR1.CEBMUX CEB enum: EBR1.OCEAMUX OCEA enum: EBR1.OCEBMUX OCEB .tile_group MIB_R70C6:MIB_EBR2 MIB_R70C7:MIB_EBR3 MIB_R70C8:MIB_EBR4 word: EBR1.WID 111111000 word: EBR1.CSDECODE_A 111 word: EBR1.CSDECODE_B 111 enum: EBR1.MODE DP16KD enum: EBR1.DP16KD.DATA_WIDTH_A 1 enum: EBR1.DP16KD.DATA_WIDTH_B 1 enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR1.REGMODE_A NOREG enum: EBR1.REGMODE_B NOREG enum: EBR1.RESETMODE SYNC enum: EBR1.ASYNC_RESET_RELEASE SYNC enum: EBR1.GSR DISABLED enum: EBR1.CLKAMUX CLKA enum: EBR1.CLKBMUX CLKB enum: EBR1.RSTAMUX INV enum: EBR1.RSTBMUX INV enum: EBR1.WEAMUX WEA enum: EBR1.WEBMUX INV enum: EBR1.CEAMUX CEA enum: EBR1.CEBMUX CEB enum: EBR1.OCEAMUX OCEA enum: EBR1.OCEBMUX OCEB .tile_group MIB_R82C6:MIB_EBR2 MIB_R82C7:MIB_EBR3 MIB_R82C8:MIB_EBR4 word: EBR1.WID 011111000 word: EBR1.CSDECODE_A 111 word: EBR1.CSDECODE_B 111 enum: EBR1.MODE DP16KD enum: EBR1.DP16KD.DATA_WIDTH_A 1 enum: EBR1.DP16KD.DATA_WIDTH_B 1 enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR1.REGMODE_A NOREG enum: EBR1.REGMODE_B NOREG enum: EBR1.RESETMODE SYNC enum: EBR1.ASYNC_RESET_RELEASE SYNC enum: EBR1.GSR DISABLED enum: EBR1.CLKAMUX CLKA enum: EBR1.CLKBMUX CLKB enum: EBR1.RSTAMUX INV enum: EBR1.RSTBMUX INV enum: EBR1.WEAMUX WEA enum: EBR1.WEBMUX INV enum: EBR1.CEAMUX CEA enum: EBR1.CEBMUX CEB enum: EBR1.OCEAMUX OCEA enum: EBR1.OCEBMUX OCEB .tile_group MIB_R82C10:MIB_EBR6 MIB_R82C11:MIB_EBR7 MIB_R82C12:MIB_EBR8 word: EBR3.WID 001111000 word: EBR3.CSDECODE_A 111 word: EBR3.CSDECODE_B 111 enum: EBR3.MODE DP16KD enum: EBR3.DP16KD.DATA_WIDTH_A 1 enum: EBR3.DP16KD.DATA_WIDTH_B 1 enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR3.REGMODE_A NOREG enum: EBR3.REGMODE_B NOREG enum: EBR3.RESETMODE SYNC enum: EBR3.ASYNC_RESET_RELEASE SYNC enum: EBR3.GSR DISABLED enum: EBR3.CLKAMUX CLKA enum: EBR3.CLKBMUX CLKB enum: EBR3.RSTAMUX INV enum: EBR3.RSTBMUX INV enum: EBR3.WEAMUX WEA enum: EBR3.WEBMUX INV enum: EBR3.CEAMUX CEA enum: EBR3.CEBMUX CEB enum: EBR3.OCEAMUX OCEA enum: EBR3.OCEBMUX OCEB .tile_group MIB_R70C8:MIB_EBR4 MIB_R70C9:MIB_EBR5 MIB_R70C10:MIB_EBR6 word: EBR2.WID 100111000 word: EBR2.CSDECODE_A 111 word: EBR2.CSDECODE_B 111 enum: EBR2.MODE DP16KD enum: EBR2.DP16KD.DATA_WIDTH_A 1 enum: EBR2.DP16KD.DATA_WIDTH_B 1 enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR2.REGMODE_A NOREG enum: EBR2.REGMODE_B NOREG enum: EBR2.RESETMODE SYNC enum: EBR2.ASYNC_RESET_RELEASE SYNC enum: EBR2.GSR DISABLED enum: EBR2.CLKAMUX CLKA enum: EBR2.CLKBMUX CLKB enum: EBR2.RSTAMUX INV enum: EBR2.RSTBMUX INV enum: EBR2.WEAMUX WEA enum: EBR2.WEBMUX INV enum: EBR2.CEAMUX CEA enum: EBR2.CEBMUX CEB enum: EBR2.OCEAMUX OCEA enum: EBR2.OCEBMUX OCEB .tile_group MIB_R70C26:MIB_EBR4 MIB_R70C27:MIB_EBR5 MIB_R70C28:MIB_EBR6 word: EBR2.WID 111011000 word: EBR2.CSDECODE_A 111 word: EBR2.CSDECODE_B 111 enum: EBR2.MODE DP16KD enum: EBR2.DP16KD.DATA_WIDTH_A 1 enum: EBR2.DP16KD.DATA_WIDTH_B 1 enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR2.REGMODE_A NOREG enum: EBR2.REGMODE_B NOREG enum: EBR2.RESETMODE SYNC enum: EBR2.ASYNC_RESET_RELEASE SYNC enum: EBR2.GSR DISABLED enum: EBR2.CLKAMUX CLKA enum: EBR2.CLKBMUX CLKB enum: EBR2.RSTAMUX INV enum: EBR2.RSTBMUX INV enum: EBR2.WEAMUX WEA enum: EBR2.WEBMUX INV enum: EBR2.CEAMUX CEA enum: EBR2.CEBMUX CEB enum: EBR2.OCEAMUX OCEA enum: EBR2.OCEBMUX OCEB .tile_group MIB_R70C42:MIB_EBR2 MIB_R70C43:MIB_EBR3 MIB_R70C44:MIB_EBR4 word: EBR1.WID 011011000 word: EBR1.CSDECODE_A 111 word: EBR1.CSDECODE_B 111 enum: EBR1.MODE DP16KD enum: EBR1.DP16KD.DATA_WIDTH_A 1 enum: EBR1.DP16KD.DATA_WIDTH_B 1 enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR1.REGMODE_A NOREG enum: EBR1.REGMODE_B NOREG enum: EBR1.RESETMODE SYNC enum: EBR1.ASYNC_RESET_RELEASE SYNC enum: EBR1.GSR DISABLED enum: EBR1.CLKAMUX CLKA enum: EBR1.CLKBMUX CLKB enum: EBR1.RSTAMUX INV enum: EBR1.RSTBMUX INV enum: EBR1.WEAMUX WEA enum: EBR1.WEBMUX INV enum: EBR1.CEAMUX CEA enum: EBR1.CEBMUX CEB enum: EBR1.OCEAMUX OCEA enum: EBR1.OCEBMUX OCEB .tile_group MIB_R70C10:MIB_EBR6 MIB_R70C11:MIB_EBR7 MIB_R70C12:EBR_SPINE_LL2 word: EBR3.WID 101011000 word: EBR3.CSDECODE_A 111 word: EBR3.CSDECODE_B 111 enum: EBR3.MODE DP16KD enum: EBR3.DP16KD.DATA_WIDTH_A 1 enum: EBR3.DP16KD.DATA_WIDTH_B 1 enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR3.REGMODE_A NOREG enum: EBR3.REGMODE_B NOREG enum: EBR3.RESETMODE SYNC enum: EBR3.ASYNC_RESET_RELEASE SYNC enum: EBR3.GSR DISABLED enum: EBR3.CLKAMUX CLKA enum: EBR3.CLKBMUX CLKB enum: EBR3.RSTAMUX INV enum: EBR3.RSTBMUX INV enum: EBR3.WEAMUX WEA enum: EBR3.WEBMUX INV enum: EBR3.CEAMUX CEA enum: EBR3.CEBMUX CEB enum: EBR3.OCEAMUX OCEA enum: EBR3.OCEBMUX OCEB .tile_group MIB_R70C15:MIB_EBR2 MIB_R70C16:MIB_EBR3 MIB_R70C17:MIB_EBR4 word: EBR1.WID 001011000 word: EBR1.CSDECODE_A 111 word: EBR1.CSDECODE_B 111 enum: EBR1.MODE DP16KD enum: EBR1.DP16KD.DATA_WIDTH_A 1 enum: EBR1.DP16KD.DATA_WIDTH_B 1 enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR1.REGMODE_A NOREG enum: EBR1.REGMODE_B NOREG enum: EBR1.RESETMODE SYNC enum: EBR1.ASYNC_RESET_RELEASE SYNC enum: EBR1.GSR DISABLED enum: EBR1.CLKAMUX CLKA enum: EBR1.CLKBMUX CLKB enum: EBR1.RSTAMUX INV enum: EBR1.RSTBMUX INV enum: EBR1.WEAMUX WEA enum: EBR1.WEBMUX INV enum: EBR1.CEAMUX CEA enum: EBR1.CEBMUX CEB enum: EBR1.OCEAMUX OCEA enum: EBR1.OCEBMUX OCEB .tile_group MIB_R70C40:MIB_EBR0 MIB_R70C41:MIB_EBR1 word: EBR0.WID 110011000 word: EBR0.CSDECODE_A 111 word: EBR0.CSDECODE_B 111 enum: EBR0.MODE DP16KD enum: EBR0.DP16KD.DATA_WIDTH_A 1 enum: EBR0.DP16KD.DATA_WIDTH_B 1 enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR0.REGMODE_A NOREG enum: EBR0.REGMODE_B NOREG enum: EBR0.RESETMODE SYNC enum: EBR0.ASYNC_RESET_RELEASE SYNC enum: EBR0.GSR DISABLED enum: EBR0.CLKAMUX CLKA enum: EBR0.CLKBMUX CLKB enum: EBR0.RSTAMUX INV enum: EBR0.RSTBMUX INV enum: EBR0.WEAMUX WEA enum: EBR0.WEBMUX INV enum: EBR0.CEAMUX CEA enum: EBR0.CEBMUX CEB enum: EBR0.OCEAMUX OCEA enum: EBR0.OCEBMUX OCEB .tile_group MIB_R82C13:MIB_EBR0 MIB_R82C14:MIB_EBR1 word: EBR0.WID 010011000 word: EBR0.CSDECODE_A 111 word: EBR0.CSDECODE_B 111 enum: EBR0.MODE DP16KD enum: EBR0.DP16KD.DATA_WIDTH_A 1 enum: EBR0.DP16KD.DATA_WIDTH_B 1 enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR0.REGMODE_A NOREG enum: EBR0.REGMODE_B NOREG enum: EBR0.RESETMODE SYNC enum: EBR0.ASYNC_RESET_RELEASE SYNC enum: EBR0.GSR DISABLED enum: EBR0.CLKAMUX CLKA enum: EBR0.CLKBMUX CLKB enum: EBR0.RSTAMUX INV enum: EBR0.RSTBMUX INV enum: EBR0.WEAMUX WEA enum: EBR0.WEBMUX INV enum: EBR0.CEAMUX CEA enum: EBR0.CEBMUX CEB enum: EBR0.OCEAMUX OCEA enum: EBR0.OCEBMUX OCEB .tile_group MIB_R46C15:MIB_EBR2 MIB_R46C16:MIB_EBR3 MIB_R46C17:MIB_EBR4 word: EBR1.WID 100011000 word: EBR1.CSDECODE_A 111 word: EBR1.CSDECODE_B 111 enum: EBR1.MODE DP16KD enum: EBR1.DP16KD.DATA_WIDTH_A 1 enum: EBR1.DP16KD.DATA_WIDTH_B 1 enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR1.REGMODE_A NOREG enum: EBR1.REGMODE_B NOREG enum: EBR1.RESETMODE SYNC enum: EBR1.ASYNC_RESET_RELEASE SYNC enum: EBR1.GSR DISABLED enum: EBR1.CLKAMUX CLKA enum: EBR1.CLKBMUX CLKB enum: EBR1.RSTAMUX INV enum: EBR1.RSTBMUX INV enum: EBR1.WEAMUX WEA enum: EBR1.WEBMUX INV enum: EBR1.CEAMUX CEA enum: EBR1.CEBMUX CEB enum: EBR1.OCEAMUX OCEA enum: EBR1.OCEBMUX OCEB .tile_group MIB_R82C26:MIB_EBR4 MIB_R82C27:MIB_EBR5 MIB_R82C28:MIB_EBR6 word: EBR2.WID 000011000 word: EBR2.CSDECODE_A 111 word: EBR2.CSDECODE_B 111 enum: EBR2.MODE DP16KD enum: EBR2.DP16KD.DATA_WIDTH_A 1 enum: EBR2.DP16KD.DATA_WIDTH_B 1 enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR2.REGMODE_A NOREG enum: EBR2.REGMODE_B NOREG enum: EBR2.RESETMODE SYNC enum: EBR2.ASYNC_RESET_RELEASE SYNC enum: EBR2.GSR DISABLED enum: EBR2.CLKAMUX CLKA enum: EBR2.CLKBMUX CLKB enum: EBR2.RSTAMUX INV enum: EBR2.RSTBMUX INV enum: EBR2.WEAMUX WEA enum: EBR2.WEBMUX INV enum: EBR2.CEAMUX CEA enum: EBR2.CEBMUX CEB enum: EBR2.OCEAMUX OCEA enum: EBR2.OCEBMUX OCEB .tile_group MIB_R70C13:MIB_EBR0 MIB_R70C14:MIB_EBR1 word: EBR0.WID 111101000 word: EBR0.CSDECODE_A 111 word: EBR0.CSDECODE_B 111 enum: EBR0.MODE DP16KD enum: EBR0.DP16KD.DATA_WIDTH_A 1 enum: EBR0.DP16KD.DATA_WIDTH_B 1 enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR0.REGMODE_A NOREG enum: EBR0.REGMODE_B NOREG enum: EBR0.RESETMODE SYNC enum: EBR0.ASYNC_RESET_RELEASE SYNC enum: EBR0.GSR DISABLED enum: EBR0.CLKAMUX CLKA enum: EBR0.CLKBMUX CLKB enum: EBR0.RSTAMUX INV enum: EBR0.RSTBMUX INV enum: EBR0.WEAMUX WEA enum: EBR0.WEBMUX INV enum: EBR0.CEAMUX CEA enum: EBR0.CEBMUX CEB enum: EBR0.OCEAMUX OCEA enum: EBR0.OCEBMUX OCEB .tile_group MIB_R82C22:MIB_EBR0 MIB_R82C23:MIB_EBR1 word: EBR0.WID 011101000 word: EBR0.CSDECODE_A 111 word: EBR0.CSDECODE_B 111 enum: EBR0.MODE DP16KD enum: EBR0.DP16KD.DATA_WIDTH_A 1 enum: EBR0.DP16KD.DATA_WIDTH_B 1 enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR0.REGMODE_A NOREG enum: EBR0.REGMODE_B NOREG enum: EBR0.RESETMODE SYNC enum: EBR0.ASYNC_RESET_RELEASE SYNC enum: EBR0.GSR DISABLED enum: EBR0.CLKAMUX CLKA enum: EBR0.CLKBMUX CLKB enum: EBR0.RSTAMUX INV enum: EBR0.RSTBMUX INV enum: EBR0.WEAMUX WEA enum: EBR0.WEBMUX INV enum: EBR0.CEAMUX CEA enum: EBR0.CEBMUX CEB enum: EBR0.OCEAMUX OCEA enum: EBR0.OCEBMUX OCEB .tile_group MIB_R82C8:MIB_EBR4 MIB_R82C9:MIB_EBR5 MIB_R82C10:MIB_EBR6 word: EBR2.WID 101101000 word: EBR2.CSDECODE_A 111 word: EBR2.CSDECODE_B 111 enum: EBR2.MODE DP16KD enum: EBR2.DP16KD.DATA_WIDTH_A 1 enum: EBR2.DP16KD.DATA_WIDTH_B 1 enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR2.REGMODE_A NOREG enum: EBR2.REGMODE_B NOREG enum: EBR2.RESETMODE SYNC enum: EBR2.ASYNC_RESET_RELEASE SYNC enum: EBR2.GSR DISABLED enum: EBR2.CLKAMUX CLKA enum: EBR2.CLKBMUX CLKB enum: EBR2.RSTAMUX INV enum: EBR2.RSTBMUX INV enum: EBR2.WEAMUX WEA enum: EBR2.WEBMUX INV enum: EBR2.CEAMUX CEA enum: EBR2.CEBMUX CEB enum: EBR2.OCEAMUX OCEA enum: EBR2.OCEBMUX OCEB .tile_group MIB_R82C19:MIB_EBR6 MIB_R82C20:MIB_EBR7 MIB_R82C21:MIB_EBR8 word: EBR3.WID 001101000 word: EBR3.CSDECODE_A 111 word: EBR3.CSDECODE_B 111 enum: EBR3.MODE DP16KD enum: EBR3.DP16KD.DATA_WIDTH_A 1 enum: EBR3.DP16KD.DATA_WIDTH_B 1 enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR3.REGMODE_A NOREG enum: EBR3.REGMODE_B NOREG enum: EBR3.RESETMODE SYNC enum: EBR3.ASYNC_RESET_RELEASE SYNC enum: EBR3.GSR DISABLED enum: EBR3.CLKAMUX CLKA enum: EBR3.CLKBMUX CLKB enum: EBR3.RSTAMUX INV enum: EBR3.RSTBMUX INV enum: EBR3.WEAMUX WEA enum: EBR3.WEBMUX INV enum: EBR3.CEAMUX CEA enum: EBR3.CEBMUX CEB enum: EBR3.OCEAMUX OCEA enum: EBR3.OCEBMUX OCEB .tile_group MIB_R70C22:MIB_EBR0 MIB_R70C23:MIB_EBR1 word: EBR0.WID 110101000 word: EBR0.CSDECODE_A 111 word: EBR0.CSDECODE_B 111 enum: EBR0.MODE DP16KD enum: EBR0.DP16KD.DATA_WIDTH_A 1 enum: EBR0.DP16KD.DATA_WIDTH_B 1 enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR0.REGMODE_A NOREG enum: EBR0.REGMODE_B NOREG enum: EBR0.RESETMODE SYNC enum: EBR0.ASYNC_RESET_RELEASE SYNC enum: EBR0.GSR DISABLED enum: EBR0.CLKAMUX CLKA enum: EBR0.CLKBMUX CLKB enum: EBR0.RSTAMUX INV enum: EBR0.RSTBMUX INV enum: EBR0.WEAMUX WEA enum: EBR0.WEBMUX INV enum: EBR0.CEAMUX CEA enum: EBR0.CEBMUX CEB enum: EBR0.OCEAMUX OCEA enum: EBR0.OCEBMUX OCEB .tile_group MIB_R70C19:MIB_EBR6 MIB_R70C20:MIB_EBR7 MIB_R70C21:MIB_EBR8 word: EBR3.WID 010101000 word: EBR3.CSDECODE_A 111 word: EBR3.CSDECODE_B 111 enum: EBR3.MODE DP16KD enum: EBR3.DP16KD.DATA_WIDTH_A 1 enum: EBR3.DP16KD.DATA_WIDTH_B 1 enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR3.REGMODE_A NOREG enum: EBR3.REGMODE_B NOREG enum: EBR3.RESETMODE SYNC enum: EBR3.ASYNC_RESET_RELEASE SYNC enum: EBR3.GSR DISABLED enum: EBR3.CLKAMUX CLKA enum: EBR3.CLKBMUX CLKB enum: EBR3.RSTAMUX INV enum: EBR3.RSTBMUX INV enum: EBR3.WEAMUX WEA enum: EBR3.WEBMUX INV enum: EBR3.CEAMUX CEA enum: EBR3.CEBMUX CEB enum: EBR3.OCEAMUX OCEA enum: EBR3.OCEBMUX OCEB .tile_group MIB_R70C17:MIB_EBR4 MIB_R70C18:MIB_EBR5 MIB_R70C19:MIB_EBR6 word: EBR2.WID 100101000 word: EBR2.CSDECODE_A 111 word: EBR2.CSDECODE_B 111 enum: EBR2.MODE DP16KD enum: EBR2.DP16KD.DATA_WIDTH_A 1 enum: EBR2.DP16KD.DATA_WIDTH_B 1 enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR2.REGMODE_A NOREG enum: EBR2.REGMODE_B NOREG enum: EBR2.RESETMODE SYNC enum: EBR2.ASYNC_RESET_RELEASE SYNC enum: EBR2.GSR DISABLED enum: EBR2.CLKAMUX CLKA enum: EBR2.CLKBMUX CLKB enum: EBR2.RSTAMUX INV enum: EBR2.RSTBMUX INV enum: EBR2.WEAMUX WEA enum: EBR2.WEBMUX INV enum: EBR2.CEAMUX CEA enum: EBR2.CEBMUX CEB enum: EBR2.OCEAMUX OCEA enum: EBR2.OCEBMUX OCEB .tile_group MIB_R82C17:MIB_EBR4 MIB_R82C18:MIB_EBR5 MIB_R82C19:MIB_EBR6 word: EBR2.WID 000101000 word: EBR2.CSDECODE_A 111 word: EBR2.CSDECODE_B 111 enum: EBR2.MODE DP16KD enum: EBR2.DP16KD.DATA_WIDTH_A 1 enum: EBR2.DP16KD.DATA_WIDTH_B 1 enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR2.REGMODE_A NOREG enum: EBR2.REGMODE_B NOREG enum: EBR2.RESETMODE SYNC enum: EBR2.ASYNC_RESET_RELEASE SYNC enum: EBR2.GSR DISABLED enum: EBR2.CLKAMUX CLKA enum: EBR2.CLKBMUX CLKB enum: EBR2.RSTAMUX INV enum: EBR2.RSTBMUX INV enum: EBR2.WEAMUX WEA enum: EBR2.WEBMUX INV enum: EBR2.CEAMUX CEA enum: EBR2.CEBMUX CEB enum: EBR2.OCEAMUX OCEA enum: EBR2.OCEBMUX OCEB .tile_group MIB_R70C35:MIB_EBR4 MIB_R70C36:MIB_EBR5 MIB_R70C37:MIB_EBR6 word: EBR2.WID 111001000 word: EBR2.CSDECODE_A 111 word: EBR2.CSDECODE_B 111 enum: EBR2.MODE DP16KD enum: EBR2.DP16KD.DATA_WIDTH_A 1 enum: EBR2.DP16KD.DATA_WIDTH_B 1 enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR2.REGMODE_A NOREG enum: EBR2.REGMODE_B NOREG enum: EBR2.RESETMODE SYNC enum: EBR2.ASYNC_RESET_RELEASE SYNC enum: EBR2.GSR DISABLED enum: EBR2.CLKAMUX CLKA enum: EBR2.CLKBMUX CLKB enum: EBR2.RSTAMUX INV enum: EBR2.RSTBMUX INV enum: EBR2.WEAMUX WEA enum: EBR2.WEBMUX INV enum: EBR2.CEAMUX CEA enum: EBR2.CEBMUX CEB enum: EBR2.OCEAMUX OCEA enum: EBR2.OCEBMUX OCEB .tile_group MIB_R82C15:MIB_EBR2 MIB_R82C16:MIB_EBR3 MIB_R82C17:MIB_EBR4 word: EBR1.WID 011001000 word: EBR1.CSDECODE_A 111 word: EBR1.CSDECODE_B 111 enum: EBR1.MODE DP16KD enum: EBR1.DP16KD.DATA_WIDTH_A 1 enum: EBR1.DP16KD.DATA_WIDTH_B 1 enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR1.REGMODE_A NOREG enum: EBR1.REGMODE_B NOREG enum: EBR1.RESETMODE SYNC enum: EBR1.ASYNC_RESET_RELEASE SYNC enum: EBR1.GSR DISABLED enum: EBR1.CLKAMUX CLKA enum: EBR1.CLKBMUX CLKB enum: EBR1.RSTAMUX INV enum: EBR1.RSTBMUX INV enum: EBR1.WEAMUX WEA enum: EBR1.WEBMUX INV enum: EBR1.CEAMUX CEA enum: EBR1.CEBMUX CEB enum: EBR1.OCEAMUX OCEA enum: EBR1.OCEBMUX OCEB .tile_group MIB_R82C28:MIB_EBR6 MIB_R82C29:MIB_EBR7 MIB_R82C30:MIB_EBR8 word: EBR3.WID 001001000 word: EBR3.CSDECODE_A 111 word: EBR3.CSDECODE_B 111 enum: EBR3.MODE DP16KD enum: EBR3.DP16KD.DATA_WIDTH_A 1 enum: EBR3.DP16KD.DATA_WIDTH_B 1 enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR3.REGMODE_A NOREG enum: EBR3.REGMODE_B NOREG enum: EBR3.RESETMODE SYNC enum: EBR3.ASYNC_RESET_RELEASE SYNC enum: EBR3.GSR DISABLED enum: EBR3.CLKAMUX CLKA enum: EBR3.CLKBMUX CLKB enum: EBR3.RSTAMUX INV enum: EBR3.RSTBMUX INV enum: EBR3.WEAMUX WEA enum: EBR3.WEBMUX INV enum: EBR3.CEAMUX CEA enum: EBR3.CEBMUX CEB enum: EBR3.OCEAMUX OCEA enum: EBR3.OCEBMUX OCEB .tile_group MIB_R70C44:MIB_EBR4 MIB_R70C45:MIB_EBR5 MIB_R70C46:MIB_EBR6 word: EBR2.WID 110001000 word: EBR2.CSDECODE_A 111 word: EBR2.CSDECODE_B 111 enum: EBR2.MODE DP16KD enum: EBR2.DP16KD.DATA_WIDTH_A 1 enum: EBR2.DP16KD.DATA_WIDTH_B 1 enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR2.REGMODE_A NOREG enum: EBR2.REGMODE_B NOREG enum: EBR2.RESETMODE SYNC enum: EBR2.ASYNC_RESET_RELEASE SYNC enum: EBR2.GSR DISABLED enum: EBR2.CLKAMUX CLKA enum: EBR2.CLKBMUX CLKB enum: EBR2.RSTAMUX INV enum: EBR2.RSTBMUX INV enum: EBR2.WEAMUX WEA enum: EBR2.WEBMUX INV enum: EBR2.CEAMUX CEA enum: EBR2.CEBMUX CEB enum: EBR2.OCEAMUX OCEA enum: EBR2.OCEBMUX OCEB .tile_group MIB_R22C24:MIB_EBR2 MIB_R22C25:MIB_EBR3 MIB_R22C26:MIB_EBR4 word: EBR1.WID 010001000 word: EBR1.CSDECODE_A 111 word: EBR1.CSDECODE_B 111 enum: EBR1.MODE DP16KD enum: EBR1.DP16KD.DATA_WIDTH_A 1 enum: EBR1.DP16KD.DATA_WIDTH_B 1 enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR1.REGMODE_A NOREG enum: EBR1.REGMODE_B NOREG enum: EBR1.RESETMODE SYNC enum: EBR1.ASYNC_RESET_RELEASE SYNC enum: EBR1.GSR DISABLED enum: EBR1.CLKAMUX CLKA enum: EBR1.CLKBMUX CLKB enum: EBR1.RSTAMUX INV enum: EBR1.RSTBMUX INV enum: EBR1.WEAMUX WEA enum: EBR1.WEBMUX INV enum: EBR1.CEAMUX CEA enum: EBR1.CEBMUX CEB enum: EBR1.OCEAMUX OCEA enum: EBR1.OCEBMUX OCEB .tile_group MIB_R22C28:MIB_EBR6 MIB_R22C29:MIB_EBR7 MIB_R22C30:EBR_SPINE_UL1 word: EBR3.WID 000001000 word: EBR3.CSDECODE_A 111 word: EBR3.CSDECODE_B 111 enum: EBR3.MODE DP16KD enum: EBR3.DP16KD.DATA_WIDTH_A 1 enum: EBR3.DP16KD.DATA_WIDTH_B 1 enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR3.REGMODE_A NOREG enum: EBR3.REGMODE_B NOREG enum: EBR3.RESETMODE SYNC enum: EBR3.ASYNC_RESET_RELEASE SYNC enum: EBR3.GSR DISABLED enum: EBR3.CLKAMUX CLKA enum: EBR3.CLKBMUX CLKB enum: EBR3.RSTAMUX INV enum: EBR3.RSTBMUX INV enum: EBR3.WEAMUX WEA enum: EBR3.WEBMUX INV enum: EBR3.CEAMUX CEA enum: EBR3.CEBMUX CEB enum: EBR3.OCEAMUX OCEA enum: EBR3.OCEBMUX OCEB .tile_group MIB_R22C6:MIB_EBR2 MIB_R22C7:MIB_EBR3 MIB_R22C8:MIB_EBR4 word: EBR1.WID 111110000 word: EBR1.CSDECODE_A 111 word: EBR1.CSDECODE_B 111 enum: EBR1.MODE DP16KD enum: EBR1.DP16KD.DATA_WIDTH_A 1 enum: EBR1.DP16KD.DATA_WIDTH_B 1 enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR1.REGMODE_A NOREG enum: EBR1.REGMODE_B NOREG enum: EBR1.RESETMODE SYNC enum: EBR1.ASYNC_RESET_RELEASE SYNC enum: EBR1.GSR DISABLED enum: EBR1.CLKAMUX CLKA enum: EBR1.CLKBMUX CLKB enum: EBR1.RSTAMUX INV enum: EBR1.RSTBMUX INV enum: EBR1.WEAMUX WEA enum: EBR1.WEBMUX INV enum: EBR1.CEAMUX CEA enum: EBR1.CEBMUX CEB enum: EBR1.OCEAMUX OCEA enum: EBR1.OCEBMUX OCEB .tile_group MIB_R22C8:MIB_EBR4 MIB_R22C9:MIB_EBR5 MIB_R22C10:MIB_EBR6 word: EBR2.WID 011110000 word: EBR2.CSDECODE_A 111 word: EBR2.CSDECODE_B 111 enum: EBR2.MODE DP16KD enum: EBR2.DP16KD.DATA_WIDTH_A 1 enum: EBR2.DP16KD.DATA_WIDTH_B 1 enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR2.REGMODE_A NOREG enum: EBR2.REGMODE_B NOREG enum: EBR2.RESETMODE SYNC enum: EBR2.ASYNC_RESET_RELEASE SYNC enum: EBR2.GSR DISABLED enum: EBR2.CLKAMUX CLKA enum: EBR2.CLKBMUX CLKB enum: EBR2.RSTAMUX INV enum: EBR2.RSTBMUX INV enum: EBR2.WEAMUX WEA enum: EBR2.WEBMUX INV enum: EBR2.CEAMUX CEA enum: EBR2.CEBMUX CEB enum: EBR2.OCEAMUX OCEA enum: EBR2.OCEBMUX OCEB .tile_group MIB_R22C42:MIB_EBR2 MIB_R22C43:MIB_EBR3 MIB_R22C44:MIB_EBR4 word: EBR1.WID 110110000 word: EBR1.CSDECODE_A 111 word: EBR1.CSDECODE_B 111 enum: EBR1.MODE DP16KD enum: EBR1.DP16KD.DATA_WIDTH_A 1 enum: EBR1.DP16KD.DATA_WIDTH_B 1 enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR1.REGMODE_A NOREG enum: EBR1.REGMODE_B NOREG enum: EBR1.RESETMODE SYNC enum: EBR1.ASYNC_RESET_RELEASE SYNC enum: EBR1.GSR DISABLED enum: EBR1.CLKAMUX CLKA enum: EBR1.CLKBMUX CLKB enum: EBR1.RSTAMUX INV enum: EBR1.RSTBMUX INV enum: EBR1.WEAMUX WEA enum: EBR1.WEBMUX INV enum: EBR1.CEAMUX CEA enum: EBR1.CEBMUX CEB enum: EBR1.OCEAMUX OCEA enum: EBR1.OCEBMUX OCEB .tile_group MIB_R22C46:MIB_EBR6 MIB_R22C47:MIB_EBR7 MIB_R22C48:MIB_EBR8 word: EBR3.WID 010110000 word: EBR3.CSDECODE_A 111 word: EBR3.CSDECODE_B 111 enum: EBR3.MODE DP16KD enum: EBR3.DP16KD.DATA_WIDTH_A 1 enum: EBR3.DP16KD.DATA_WIDTH_B 1 enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR3.REGMODE_A NOREG enum: EBR3.REGMODE_B NOREG enum: EBR3.RESETMODE SYNC enum: EBR3.ASYNC_RESET_RELEASE SYNC enum: EBR3.GSR DISABLED enum: EBR3.CLKAMUX CLKA enum: EBR3.CLKBMUX CLKB enum: EBR3.RSTAMUX INV enum: EBR3.RSTBMUX INV enum: EBR3.WEAMUX WEA enum: EBR3.WEBMUX INV enum: EBR3.CEAMUX CEA enum: EBR3.CEBMUX CEB enum: EBR3.OCEAMUX OCEA enum: EBR3.OCEBMUX OCEB .tile_group MIB_R22C33:MIB_EBR2 MIB_R22C34:MIB_EBR3 MIB_R22C35:MIB_EBR4 word: EBR1.WID 000110000 word: EBR1.CSDECODE_A 111 word: EBR1.CSDECODE_B 111 enum: EBR1.MODE DP16KD enum: EBR1.DP16KD.DATA_WIDTH_A 1 enum: EBR1.DP16KD.DATA_WIDTH_B 1 enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR1.REGMODE_A NOREG enum: EBR1.REGMODE_B NOREG enum: EBR1.RESETMODE SYNC enum: EBR1.ASYNC_RESET_RELEASE SYNC enum: EBR1.GSR DISABLED enum: EBR1.CLKAMUX CLKA enum: EBR1.CLKBMUX CLKB enum: EBR1.RSTAMUX INV enum: EBR1.RSTBMUX INV enum: EBR1.WEAMUX WEA enum: EBR1.WEBMUX INV enum: EBR1.CEAMUX CEA enum: EBR1.CEBMUX CEB enum: EBR1.OCEAMUX OCEA enum: EBR1.OCEBMUX OCEB .tile_group MIB_R22C4:MIB_EBR0 MIB_R22C5:MIB_EBR1 word: EBR0.WID 111010000 word: EBR0.CSDECODE_A 111 word: EBR0.CSDECODE_B 111 enum: EBR0.MODE DP16KD enum: EBR0.DP16KD.DATA_WIDTH_A 1 enum: EBR0.DP16KD.DATA_WIDTH_B 1 enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR0.REGMODE_A NOREG enum: EBR0.REGMODE_B NOREG enum: EBR0.RESETMODE SYNC enum: EBR0.ASYNC_RESET_RELEASE SYNC enum: EBR0.GSR DISABLED enum: EBR0.CLKAMUX CLKA enum: EBR0.CLKBMUX CLKB enum: EBR0.RSTAMUX INV enum: EBR0.RSTBMUX INV enum: EBR0.WEAMUX WEA enum: EBR0.WEBMUX INV enum: EBR0.CEAMUX CEA enum: EBR0.CEBMUX CEB enum: EBR0.OCEAMUX OCEA enum: EBR0.OCEBMUX OCEB .tile_group MIB_R22C40:MIB_EBR0 MIB_R22C41:MIB_EBR1 word: EBR0.WID 011010000 word: EBR0.CSDECODE_A 111 word: EBR0.CSDECODE_B 111 enum: EBR0.MODE DP16KD enum: EBR0.DP16KD.DATA_WIDTH_A 1 enum: EBR0.DP16KD.DATA_WIDTH_B 1 enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR0.REGMODE_A NOREG enum: EBR0.REGMODE_B NOREG enum: EBR0.RESETMODE SYNC enum: EBR0.ASYNC_RESET_RELEASE SYNC enum: EBR0.GSR DISABLED enum: EBR0.CLKAMUX CLKA enum: EBR0.CLKBMUX CLKB enum: EBR0.RSTAMUX INV enum: EBR0.RSTBMUX INV enum: EBR0.WEAMUX WEA enum: EBR0.WEBMUX INV enum: EBR0.CEAMUX CEA enum: EBR0.CEBMUX CEB enum: EBR0.OCEAMUX OCEA enum: EBR0.OCEBMUX OCEB .tile_group MIB_R22C19:MIB_EBR6 MIB_R22C20:MIB_EBR7 MIB_R22C21:MIB_EBR8 word: EBR3.WID 001010000 word: EBR3.CSDECODE_A 111 word: EBR3.CSDECODE_B 111 enum: EBR3.MODE DP16KD enum: EBR3.DP16KD.DATA_WIDTH_A 1 enum: EBR3.DP16KD.DATA_WIDTH_B 1 enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR3.REGMODE_A NOREG enum: EBR3.REGMODE_B NOREG enum: EBR3.RESETMODE SYNC enum: EBR3.ASYNC_RESET_RELEASE SYNC enum: EBR3.GSR DISABLED enum: EBR3.CLKAMUX CLKA enum: EBR3.CLKBMUX CLKB enum: EBR3.RSTAMUX INV enum: EBR3.RSTBMUX INV enum: EBR3.WEAMUX WEA enum: EBR3.WEBMUX INV enum: EBR3.CEAMUX CEA enum: EBR3.CEBMUX CEB enum: EBR3.OCEAMUX OCEA enum: EBR3.OCEBMUX OCEB .tile_group MIB_R22C17:MIB_EBR4 MIB_R22C18:MIB_EBR5 MIB_R22C19:MIB_EBR6 word: EBR2.WID 110010000 word: EBR2.CSDECODE_A 111 word: EBR2.CSDECODE_B 111 enum: EBR2.MODE DP16KD enum: EBR2.DP16KD.DATA_WIDTH_A 1 enum: EBR2.DP16KD.DATA_WIDTH_B 1 enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR2.REGMODE_A NOREG enum: EBR2.REGMODE_B NOREG enum: EBR2.RESETMODE SYNC enum: EBR2.ASYNC_RESET_RELEASE SYNC enum: EBR2.GSR DISABLED enum: EBR2.CLKAMUX CLKA enum: EBR2.CLKBMUX CLKB enum: EBR2.RSTAMUX INV enum: EBR2.RSTBMUX INV enum: EBR2.WEAMUX WEA enum: EBR2.WEBMUX INV enum: EBR2.CEAMUX CEA enum: EBR2.CEBMUX CEB enum: EBR2.OCEAMUX OCEA enum: EBR2.OCEBMUX OCEB .tile_group MIB_R46C24:MIB_EBR2 MIB_R46C25:MIB_EBR3 MIB_R46C26:MIB_EBR4 word: EBR1.WID 010010000 word: EBR1.CSDECODE_A 111 word: EBR1.CSDECODE_B 111 enum: EBR1.MODE DP16KD enum: EBR1.DP16KD.DATA_WIDTH_A 1 enum: EBR1.DP16KD.DATA_WIDTH_B 1 enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR1.REGMODE_A NOREG enum: EBR1.REGMODE_B NOREG enum: EBR1.RESETMODE SYNC enum: EBR1.ASYNC_RESET_RELEASE SYNC enum: EBR1.GSR DISABLED enum: EBR1.CLKAMUX CLKA enum: EBR1.CLKBMUX CLKB enum: EBR1.RSTAMUX INV enum: EBR1.RSTBMUX INV enum: EBR1.WEAMUX WEA enum: EBR1.WEBMUX INV enum: EBR1.CEAMUX CEA enum: EBR1.CEBMUX CEB enum: EBR1.OCEAMUX OCEA enum: EBR1.OCEBMUX OCEB .tile_group MIB_R46C10:MIB_EBR6 MIB_R46C11:MIB_EBR7 MIB_R46C12:MIB_EBR8 word: EBR3.WID 000010000 word: EBR3.CSDECODE_A 111 word: EBR3.CSDECODE_B 111 enum: EBR3.MODE DP16KD enum: EBR3.DP16KD.DATA_WIDTH_A 1 enum: EBR3.DP16KD.DATA_WIDTH_B 1 enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR3.REGMODE_A NOREG enum: EBR3.REGMODE_B NOREG enum: EBR3.RESETMODE SYNC enum: EBR3.ASYNC_RESET_RELEASE SYNC enum: EBR3.GSR DISABLED enum: EBR3.CLKAMUX CLKA enum: EBR3.CLKBMUX CLKB enum: EBR3.RSTAMUX INV enum: EBR3.RSTBMUX INV enum: EBR3.WEAMUX WEA enum: EBR3.WEBMUX INV enum: EBR3.CEAMUX CEA enum: EBR3.CEBMUX CEB enum: EBR3.OCEAMUX OCEA enum: EBR3.OCEBMUX OCEB .tile_group MIB_R46C13:MIB_EBR0 MIB_R46C14:MIB_EBR1 word: EBR0.WID 011100000 word: EBR0.CSDECODE_A 111 word: EBR0.CSDECODE_B 111 enum: EBR0.MODE DP16KD enum: EBR0.DP16KD.DATA_WIDTH_A 1 enum: EBR0.DP16KD.DATA_WIDTH_B 1 enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR0.REGMODE_A NOREG enum: EBR0.REGMODE_B NOREG enum: EBR0.RESETMODE SYNC enum: EBR0.ASYNC_RESET_RELEASE SYNC enum: EBR0.GSR DISABLED enum: EBR0.CLKAMUX CLKA enum: EBR0.CLKBMUX CLKB enum: EBR0.RSTAMUX INV enum: EBR0.RSTBMUX INV enum: EBR0.WEAMUX WEA enum: EBR0.WEBMUX INV enum: EBR0.CEAMUX CEA enum: EBR0.CEBMUX CEB enum: EBR0.OCEAMUX OCEA enum: EBR0.OCEBMUX OCEB .tile_group MIB_R46C37:MIB_EBR6 MIB_R46C38:MIB_EBR7 MIB_R46C39:MIB_EBR8 word: EBR3.WID 001100000 word: EBR3.CSDECODE_A 111 word: EBR3.CSDECODE_B 111 enum: EBR3.MODE DP16KD enum: EBR3.DP16KD.DATA_WIDTH_A 1 enum: EBR3.DP16KD.DATA_WIDTH_B 1 enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR3.REGMODE_A NOREG enum: EBR3.REGMODE_B NOREG enum: EBR3.RESETMODE SYNC enum: EBR3.ASYNC_RESET_RELEASE SYNC enum: EBR3.GSR DISABLED enum: EBR3.CLKAMUX CLKA enum: EBR3.CLKBMUX CLKB enum: EBR3.RSTAMUX INV enum: EBR3.RSTBMUX INV enum: EBR3.WEAMUX WEA enum: EBR3.WEBMUX INV enum: EBR3.CEAMUX CEA enum: EBR3.CEBMUX CEB enum: EBR3.OCEAMUX OCEA enum: EBR3.OCEBMUX OCEB .tile_group MIB_R82C31:MIB_EBR0 MIB_R82C32:MIB_EBR1 word: EBR0.WID 110100000 word: EBR0.CSDECODE_A 111 word: EBR0.CSDECODE_B 111 enum: EBR0.MODE DP16KD enum: EBR0.DP16KD.DATA_WIDTH_A 1 enum: EBR0.DP16KD.DATA_WIDTH_B 1 enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR0.REGMODE_A NOREG enum: EBR0.REGMODE_B NOREG enum: EBR0.RESETMODE SYNC enum: EBR0.ASYNC_RESET_RELEASE SYNC enum: EBR0.GSR DISABLED enum: EBR0.CLKAMUX CLKA enum: EBR0.CLKBMUX CLKB enum: EBR0.RSTAMUX INV enum: EBR0.RSTBMUX INV enum: EBR0.WEAMUX WEA enum: EBR0.WEBMUX INV enum: EBR0.CEAMUX CEA enum: EBR0.CEBMUX CEB enum: EBR0.OCEAMUX OCEA enum: EBR0.OCEBMUX OCEB .tile_group MIB_R82C33:MIB_EBR2 MIB_R82C34:MIB_EBR3 MIB_R82C35:MIB_EBR4 word: EBR1.WID 010100000 word: EBR1.CSDECODE_A 111 word: EBR1.CSDECODE_B 111 enum: EBR1.MODE DP16KD enum: EBR1.DP16KD.DATA_WIDTH_A 1 enum: EBR1.DP16KD.DATA_WIDTH_B 1 enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR1.REGMODE_A NOREG enum: EBR1.REGMODE_B NOREG enum: EBR1.RESETMODE SYNC enum: EBR1.ASYNC_RESET_RELEASE SYNC enum: EBR1.GSR DISABLED enum: EBR1.CLKAMUX CLKA enum: EBR1.CLKBMUX CLKB enum: EBR1.RSTAMUX INV enum: EBR1.RSTBMUX INV enum: EBR1.WEAMUX WEA enum: EBR1.WEBMUX INV enum: EBR1.CEAMUX CEA enum: EBR1.CEBMUX CEB enum: EBR1.OCEAMUX OCEA enum: EBR1.OCEBMUX OCEB .tile_group MIB_R70C31:MIB_EBR0 MIB_R70C32:MIB_EBR1 word: EBR0.WID 100100000 word: EBR0.CSDECODE_A 111 word: EBR0.CSDECODE_B 111 enum: EBR0.MODE DP16KD enum: EBR0.DP16KD.DATA_WIDTH_A 1 enum: EBR0.DP16KD.DATA_WIDTH_B 1 enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR0.REGMODE_A NOREG enum: EBR0.REGMODE_B NOREG enum: EBR0.RESETMODE SYNC enum: EBR0.ASYNC_RESET_RELEASE SYNC enum: EBR0.GSR DISABLED enum: EBR0.CLKAMUX CLKA enum: EBR0.CLKBMUX CLKB enum: EBR0.RSTAMUX INV enum: EBR0.RSTBMUX INV enum: EBR0.WEAMUX WEA enum: EBR0.WEBMUX INV enum: EBR0.CEAMUX CEA enum: EBR0.CEBMUX CEB enum: EBR0.OCEAMUX OCEA enum: EBR0.OCEBMUX OCEB .tile_group MIB_R70C24:MIB_EBR2 MIB_R70C25:MIB_EBR3 MIB_R70C26:MIB_EBR4 word: EBR1.WID 000100000 word: EBR1.CSDECODE_A 111 word: EBR1.CSDECODE_B 111 enum: EBR1.MODE DP16KD enum: EBR1.DP16KD.DATA_WIDTH_A 1 enum: EBR1.DP16KD.DATA_WIDTH_B 1 enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR1.REGMODE_A NOREG enum: EBR1.REGMODE_B NOREG enum: EBR1.RESETMODE SYNC enum: EBR1.ASYNC_RESET_RELEASE SYNC enum: EBR1.GSR DISABLED enum: EBR1.CLKAMUX CLKA enum: EBR1.CLKBMUX CLKB enum: EBR1.RSTAMUX INV enum: EBR1.RSTBMUX INV enum: EBR1.WEAMUX WEA enum: EBR1.WEBMUX INV enum: EBR1.CEAMUX CEA enum: EBR1.CEBMUX CEB enum: EBR1.OCEAMUX OCEA enum: EBR1.OCEBMUX OCEB .tile_group MIB_R82C24:MIB_EBR2 MIB_R82C25:MIB_EBR3 MIB_R82C26:MIB_EBR4 word: EBR1.WID 111000000 word: EBR1.CSDECODE_A 111 word: EBR1.CSDECODE_B 111 enum: EBR1.MODE DP16KD enum: EBR1.DP16KD.DATA_WIDTH_A 1 enum: EBR1.DP16KD.DATA_WIDTH_B 1 enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR1.REGMODE_A NOREG enum: EBR1.REGMODE_B NOREG enum: EBR1.RESETMODE SYNC enum: EBR1.ASYNC_RESET_RELEASE SYNC enum: EBR1.GSR DISABLED enum: EBR1.CLKAMUX CLKA enum: EBR1.CLKBMUX CLKB enum: EBR1.RSTAMUX INV enum: EBR1.RSTBMUX INV enum: EBR1.WEAMUX WEA enum: EBR1.WEBMUX INV enum: EBR1.CEAMUX CEA enum: EBR1.CEBMUX CEB enum: EBR1.OCEAMUX OCEA enum: EBR1.OCEBMUX OCEB .tile_group MIB_R46C31:MIB_EBR0 MIB_R46C32:MIB_EBR1 word: EBR0.WID 011000000 word: EBR0.CSDECODE_A 111 word: EBR0.CSDECODE_B 111 enum: EBR0.MODE DP16KD enum: EBR0.DP16KD.DATA_WIDTH_A 1 enum: EBR0.DP16KD.DATA_WIDTH_B 1 enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR0.REGMODE_A NOREG enum: EBR0.REGMODE_B NOREG enum: EBR0.RESETMODE SYNC enum: EBR0.ASYNC_RESET_RELEASE SYNC enum: EBR0.GSR DISABLED enum: EBR0.CLKAMUX CLKA enum: EBR0.CLKBMUX CLKB enum: EBR0.RSTAMUX INV enum: EBR0.RSTBMUX INV enum: EBR0.WEAMUX WEA enum: EBR0.WEBMUX INV enum: EBR0.CEAMUX CEA enum: EBR0.CEBMUX CEB enum: EBR0.OCEAMUX OCEA enum: EBR0.OCEBMUX OCEB .tile_group MIB_R22C22:MIB_EBR0 MIB_R22C23:MIB_EBR1 word: EBR0.WID 101000000 word: EBR0.CSDECODE_A 111 word: EBR0.CSDECODE_B 111 enum: EBR0.MODE DP16KD enum: EBR0.DP16KD.DATA_WIDTH_A 1 enum: EBR0.DP16KD.DATA_WIDTH_B 1 enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR0.REGMODE_A NOREG enum: EBR0.REGMODE_B NOREG enum: EBR0.RESETMODE SYNC enum: EBR0.ASYNC_RESET_RELEASE SYNC enum: EBR0.GSR DISABLED enum: EBR0.CLKAMUX CLKA enum: EBR0.CLKBMUX CLKB enum: EBR0.RSTAMUX INV enum: EBR0.RSTBMUX INV enum: EBR0.WEAMUX WEA enum: EBR0.WEBMUX INV enum: EBR0.CEAMUX CEA enum: EBR0.CEBMUX CEB enum: EBR0.OCEAMUX OCEA enum: EBR0.OCEBMUX OCEB .tile_group MIB_R46C33:MIB_EBR2 MIB_R46C34:MIB_EBR3 MIB_R46C35:MIB_EBR4 word: EBR1.WID 001000000 word: EBR1.CSDECODE_A 111 word: EBR1.CSDECODE_B 111 enum: EBR1.MODE DP16KD enum: EBR1.DP16KD.DATA_WIDTH_A 1 enum: EBR1.DP16KD.DATA_WIDTH_B 1 enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR1.REGMODE_A NOREG enum: EBR1.REGMODE_B NOREG enum: EBR1.RESETMODE SYNC enum: EBR1.ASYNC_RESET_RELEASE SYNC enum: EBR1.GSR DISABLED enum: EBR1.CLKAMUX CLKA enum: EBR1.CLKBMUX CLKB enum: EBR1.RSTAMUX INV enum: EBR1.RSTBMUX INV enum: EBR1.WEAMUX WEA enum: EBR1.WEBMUX INV enum: EBR1.CEAMUX CEA enum: EBR1.CEBMUX CEB enum: EBR1.OCEAMUX OCEA enum: EBR1.OCEBMUX OCEB .tile_group MIB_R46C26:MIB_EBR4 MIB_R46C27:MIB_EBR5 MIB_R46C28:MIB_EBR6 word: EBR2.WID 110000000 word: EBR2.CSDECODE_A 111 word: EBR2.CSDECODE_B 111 enum: EBR2.MODE DP16KD enum: EBR2.DP16KD.DATA_WIDTH_A 1 enum: EBR2.DP16KD.DATA_WIDTH_B 1 enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR2.REGMODE_A NOREG enum: EBR2.REGMODE_B NOREG enum: EBR2.RESETMODE SYNC enum: EBR2.ASYNC_RESET_RELEASE SYNC enum: EBR2.GSR DISABLED enum: EBR2.CLKAMUX CLKA enum: EBR2.CLKBMUX CLKB enum: EBR2.RSTAMUX INV enum: EBR2.RSTBMUX INV enum: EBR2.WEAMUX WEA enum: EBR2.WEBMUX INV enum: EBR2.CEAMUX CEA enum: EBR2.CEBMUX CEB enum: EBR2.OCEAMUX OCEA enum: EBR2.OCEBMUX OCEB .tile_group MIB_R70C28:MIB_EBR6 MIB_R70C29:MIB_EBR7 MIB_R70C30:EBR_SPINE_LL1 word: EBR3.WID 010000100 word: EBR3.CSDECODE_A 111 word: EBR3.CSDECODE_B 111 enum: EBR3.MODE DP16KD enum: EBR3.DP16KD.DATA_WIDTH_A 1 enum: EBR3.DP16KD.DATA_WIDTH_B 1 enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR3.REGMODE_A NOREG enum: EBR3.REGMODE_B NOREG enum: EBR3.RESETMODE SYNC enum: EBR3.ASYNC_RESET_RELEASE SYNC enum: EBR3.GSR DISABLED enum: EBR3.CLKAMUX CLKA enum: EBR3.CLKBMUX CLKB enum: EBR3.RSTAMUX INV enum: EBR3.RSTBMUX INV enum: EBR3.WEAMUX WEA enum: EBR3.WEBMUX INV enum: EBR3.CEAMUX CEA enum: EBR3.CEBMUX CEB enum: EBR3.OCEAMUX OCEA enum: EBR3.OCEBMUX OCEB .tile_group MIB_R70C4:MIB_EBR0 MIB_R70C5:MIB_EBR1 word: EBR0.WID 101111000 word: EBR0.CSDECODE_A 111 word: EBR0.CSDECODE_B 111 enum: EBR0.MODE DP16KD enum: EBR0.DP16KD.DATA_WIDTH_A 1 enum: EBR0.DP16KD.DATA_WIDTH_B 1 enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR0.REGMODE_A NOREG enum: EBR0.REGMODE_B NOREG enum: EBR0.RESETMODE SYNC enum: EBR0.ASYNC_RESET_RELEASE SYNC enum: EBR0.GSR DISABLED enum: EBR0.CLKAMUX CLKA enum: EBR0.CLKBMUX CLKB enum: EBR0.RSTAMUX INV enum: EBR0.RSTBMUX INV enum: EBR0.WEAMUX WEA enum: EBR0.WEBMUX INV enum: EBR0.CEAMUX CEA enum: EBR0.CEBMUX CEB enum: EBR0.OCEAMUX OCEA enum: EBR0.OCEBMUX OCEB .tile_group MIB_R22C13:MIB_EBR0 MIB_R22C14:MIB_EBR1 word: EBR0.WID 010111000 word: EBR0.CSDECODE_A 111 word: EBR0.CSDECODE_B 111 enum: EBR0.MODE DP16KD enum: EBR0.DP16KD.DATA_WIDTH_A 1 enum: EBR0.DP16KD.DATA_WIDTH_B 1 enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR0.REGMODE_A NOREG enum: EBR0.REGMODE_B NOREG enum: EBR0.RESETMODE SYNC enum: EBR0.ASYNC_RESET_RELEASE SYNC enum: EBR0.GSR DISABLED enum: EBR0.CLKAMUX CLKA enum: EBR0.CLKBMUX CLKB enum: EBR0.RSTAMUX INV enum: EBR0.RSTBMUX INV enum: EBR0.WEAMUX WEA enum: EBR0.WEBMUX INV enum: EBR0.CEAMUX CEA enum: EBR0.CEBMUX CEB enum: EBR0.OCEAMUX OCEA enum: EBR0.OCEBMUX OCEB .tile_group MIB_R70C37:MIB_EBR6 MIB_R70C38:MIB_EBR7 MIB_R70C39:MIB_EBR8 word: EBR3.WID 000111000 word: EBR3.CSDECODE_A 111 word: EBR3.CSDECODE_B 111 enum: EBR3.MODE DP16KD enum: EBR3.DP16KD.DATA_WIDTH_A 1 enum: EBR3.DP16KD.DATA_WIDTH_B 1 enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR3.REGMODE_A NOREG enum: EBR3.REGMODE_B NOREG enum: EBR3.RESETMODE SYNC enum: EBR3.ASYNC_RESET_RELEASE SYNC enum: EBR3.GSR DISABLED enum: EBR3.CLKAMUX CLKA enum: EBR3.CLKBMUX CLKB enum: EBR3.RSTAMUX INV enum: EBR3.RSTBMUX INV enum: EBR3.WEAMUX WEA enum: EBR3.WEBMUX INV enum: EBR3.CEAMUX CEA enum: EBR3.CEBMUX CEB enum: EBR3.OCEAMUX OCEA enum: EBR3.OCEBMUX OCEB .tile_group MIB_R70C33:MIB_EBR2 MIB_R70C34:MIB_EBR3 MIB_R70C35:MIB_EBR4 word: EBR1.WID 101001000 word: EBR1.CSDECODE_A 111 word: EBR1.CSDECODE_B 111 enum: EBR1.MODE DP16KD enum: EBR1.DP16KD.DATA_WIDTH_A 1 enum: EBR1.DP16KD.DATA_WIDTH_B 1 enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR1.REGMODE_A NOREG enum: EBR1.REGMODE_B NOREG enum: EBR1.RESETMODE SYNC enum: EBR1.ASYNC_RESET_RELEASE SYNC enum: EBR1.GSR DISABLED enum: EBR1.CLKAMUX CLKA enum: EBR1.CLKBMUX CLKB enum: EBR1.RSTAMUX INV enum: EBR1.RSTBMUX INV enum: EBR1.WEAMUX WEA enum: EBR1.WEBMUX INV enum: EBR1.CEAMUX CEA enum: EBR1.CEBMUX CEB enum: EBR1.OCEAMUX OCEA enum: EBR1.OCEBMUX OCEB .tile_group MIB_R22C10:MIB_EBR6 MIB_R22C11:MIB_EBR7 MIB_R22C12:EBR_SPINE_UL2 word: EBR3.WID 101110000 word: EBR3.CSDECODE_A 111 word: EBR3.CSDECODE_B 111 enum: EBR3.MODE DP16KD enum: EBR3.DP16KD.DATA_WIDTH_A 1 enum: EBR3.DP16KD.DATA_WIDTH_B 1 enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR3.REGMODE_A NOREG enum: EBR3.REGMODE_B NOREG enum: EBR3.RESETMODE SYNC enum: EBR3.ASYNC_RESET_RELEASE SYNC enum: EBR3.GSR DISABLED enum: EBR3.CLKAMUX CLKA enum: EBR3.CLKBMUX CLKB enum: EBR3.RSTAMUX INV enum: EBR3.RSTBMUX INV enum: EBR3.WEAMUX WEA enum: EBR3.WEBMUX INV enum: EBR3.CEAMUX CEA enum: EBR3.CEBMUX CEB enum: EBR3.OCEAMUX OCEA enum: EBR3.OCEBMUX OCEB .tile_group MIB_R46C8:MIB_EBR4 MIB_R46C9:MIB_EBR5 MIB_R46C10:MIB_EBR6 word: EBR2.WID 001110000 word: EBR2.CSDECODE_A 111 word: EBR2.CSDECODE_B 111 enum: EBR2.MODE DP16KD enum: EBR2.DP16KD.DATA_WIDTH_A 1 enum: EBR2.DP16KD.DATA_WIDTH_B 1 enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR2.REGMODE_A NOREG enum: EBR2.REGMODE_B NOREG enum: EBR2.RESETMODE SYNC enum: EBR2.ASYNC_RESET_RELEASE SYNC enum: EBR2.GSR DISABLED enum: EBR2.CLKAMUX CLKA enum: EBR2.CLKBMUX CLKB enum: EBR2.RSTAMUX INV enum: EBR2.RSTBMUX INV enum: EBR2.WEAMUX WEA enum: EBR2.WEBMUX INV enum: EBR2.CEAMUX CEA enum: EBR2.CEBMUX CEB enum: EBR2.OCEAMUX OCEA enum: EBR2.OCEBMUX OCEB .tile_group MIB_R22C37:MIB_EBR6 MIB_R22C38:MIB_EBR7 MIB_R22C39:MIB_EBR8 word: EBR3.WID 101010000 word: EBR3.CSDECODE_A 111 word: EBR3.CSDECODE_B 111 enum: EBR3.MODE DP16KD enum: EBR3.DP16KD.DATA_WIDTH_A 1 enum: EBR3.DP16KD.DATA_WIDTH_B 1 enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR3.REGMODE_A NOREG enum: EBR3.REGMODE_B NOREG enum: EBR3.RESETMODE SYNC enum: EBR3.ASYNC_RESET_RELEASE SYNC enum: EBR3.GSR DISABLED enum: EBR3.CLKAMUX CLKA enum: EBR3.CLKBMUX CLKB enum: EBR3.RSTAMUX INV enum: EBR3.RSTBMUX INV enum: EBR3.WEAMUX WEA enum: EBR3.WEBMUX INV enum: EBR3.CEAMUX CEA enum: EBR3.CEBMUX CEB enum: EBR3.OCEAMUX OCEA enum: EBR3.OCEBMUX OCEB .tile_group MIB_R22C35:MIB_EBR4 MIB_R22C36:MIB_EBR5 MIB_R22C37:MIB_EBR6 word: EBR2.WID 100010000 word: EBR2.CSDECODE_A 111 word: EBR2.CSDECODE_B 111 enum: EBR2.MODE DP16KD enum: EBR2.DP16KD.DATA_WIDTH_A 1 enum: EBR2.DP16KD.DATA_WIDTH_B 1 enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR2.REGMODE_A NOREG enum: EBR2.REGMODE_B NOREG enum: EBR2.RESETMODE SYNC enum: EBR2.ASYNC_RESET_RELEASE SYNC enum: EBR2.GSR DISABLED enum: EBR2.CLKAMUX CLKA enum: EBR2.CLKBMUX CLKB enum: EBR2.RSTAMUX INV enum: EBR2.RSTBMUX INV enum: EBR2.WEAMUX WEA enum: EBR2.WEBMUX INV enum: EBR2.CEAMUX CEA enum: EBR2.CEBMUX CEB enum: EBR2.OCEAMUX OCEA enum: EBR2.OCEBMUX OCEB .tile_group MIB_R46C17:MIB_EBR4 MIB_R46C18:MIB_EBR5 MIB_R46C19:MIB_EBR6 word: EBR2.WID 101100000 word: EBR2.CSDECODE_A 111 word: EBR2.CSDECODE_B 111 enum: EBR2.MODE DP16KD enum: EBR2.DP16KD.DATA_WIDTH_A 1 enum: EBR2.DP16KD.DATA_WIDTH_B 1 enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR2.REGMODE_A NOREG enum: EBR2.REGMODE_B NOREG enum: EBR2.RESETMODE SYNC enum: EBR2.ASYNC_RESET_RELEASE SYNC enum: EBR2.GSR DISABLED enum: EBR2.CLKAMUX CLKA enum: EBR2.CLKBMUX CLKB enum: EBR2.RSTAMUX INV enum: EBR2.RSTBMUX INV enum: EBR2.WEAMUX WEA enum: EBR2.WEBMUX INV enum: EBR2.CEAMUX CEA enum: EBR2.CEBMUX CEB enum: EBR2.OCEAMUX OCEA enum: EBR2.OCEBMUX OCEB .tile_group MIB_R46C35:MIB_EBR4 MIB_R46C36:MIB_EBR5 MIB_R46C37:MIB_EBR6 word: EBR2.WID 111100000 word: EBR2.CSDECODE_A 111 word: EBR2.CSDECODE_B 111 enum: EBR2.MODE DP16KD enum: EBR2.DP16KD.DATA_WIDTH_A 1 enum: EBR2.DP16KD.DATA_WIDTH_B 1 enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR2.REGMODE_A NOREG enum: EBR2.REGMODE_B NOREG enum: EBR2.RESETMODE SYNC enum: EBR2.ASYNC_RESET_RELEASE SYNC enum: EBR2.GSR DISABLED enum: EBR2.CLKAMUX CLKA enum: EBR2.CLKBMUX CLKB enum: EBR2.RSTAMUX INV enum: EBR2.RSTBMUX INV enum: EBR2.WEAMUX WEA enum: EBR2.WEBMUX INV enum: EBR2.CEAMUX CEA enum: EBR2.CEBMUX CEB enum: EBR2.OCEAMUX OCEA enum: EBR2.OCEBMUX OCEB .tile_group MIB_R46C22:MIB_EBR0 MIB_R46C23:MIB_EBR1 word: EBR0.WID 110111000 word: EBR0.CSDECODE_A 111 word: EBR0.CSDECODE_B 111 enum: EBR0.MODE DP16KD enum: EBR0.DP16KD.DATA_WIDTH_A 1 enum: EBR0.DP16KD.DATA_WIDTH_B 1 enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR0.REGMODE_A NOREG enum: EBR0.REGMODE_B NOREG enum: EBR0.RESETMODE SYNC enum: EBR0.ASYNC_RESET_RELEASE SYNC enum: EBR0.GSR DISABLED enum: EBR0.CLKAMUX CLKA enum: EBR0.CLKBMUX CLKB enum: EBR0.RSTAMUX INV enum: EBR0.RSTBMUX INV enum: EBR0.WEAMUX WEA enum: EBR0.WEBMUX INV enum: EBR0.CEAMUX CEA enum: EBR0.CEBMUX CEB enum: EBR0.OCEAMUX OCEA enum: EBR0.OCEBMUX OCEB .tile_group MIB_R22C26:MIB_EBR4 MIB_R22C27:MIB_EBR5 MIB_R22C28:MIB_EBR6 word: EBR2.WID 100110000 word: EBR2.CSDECODE_A 111 word: EBR2.CSDECODE_B 111 enum: EBR2.MODE DP16KD enum: EBR2.DP16KD.DATA_WIDTH_A 1 enum: EBR2.DP16KD.DATA_WIDTH_B 1 enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR2.REGMODE_A NOREG enum: EBR2.REGMODE_B NOREG enum: EBR2.RESETMODE SYNC enum: EBR2.ASYNC_RESET_RELEASE SYNC enum: EBR2.GSR DISABLED enum: EBR2.CLKAMUX CLKA enum: EBR2.CLKBMUX CLKB enum: EBR2.RSTAMUX INV enum: EBR2.RSTBMUX INV enum: EBR2.WEAMUX WEA enum: EBR2.WEBMUX INV enum: EBR2.CEAMUX CEA enum: EBR2.CEBMUX CEB enum: EBR2.OCEAMUX OCEA enum: EBR2.OCEBMUX OCEB .tile_group MIB_R22C44:MIB_EBR4 MIB_R22C45:MIB_EBR5 MIB_R22C46:MIB_EBR6 word: EBR2.WID 100001000 word: EBR2.CSDECODE_A 111 word: EBR2.CSDECODE_B 111 enum: EBR2.MODE DP16KD enum: EBR2.DP16KD.DATA_WIDTH_A 1 enum: EBR2.DP16KD.DATA_WIDTH_B 1 enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE enum: EBR2.REGMODE_A NOREG enum: EBR2.REGMODE_B NOREG enum: EBR2.RESETMODE SYNC enum: EBR2.ASYNC_RESET_RELEASE SYNC enum: EBR2.GSR DISABLED enum: EBR2.CLKAMUX CLKA enum: EBR2.CLKBMUX CLKB enum: EBR2.RSTAMUX INV enum: EBR2.RSTBMUX INV enum: EBR2.WEAMUX WEA enum: EBR2.WEBMUX INV enum: EBR2.CEAMUX CEA enum: EBR2.CEBMUX CEB enum: EBR2.OCEAMUX OCEA enum: EBR2.OCEBMUX OCEB .tile_group MIB_R58C26:MIB_DSP4 MIB_R58C26:MIB2_DSP4 MIB_R58C27:MIB_DSP5 MIB_R58C27:MIB2_DSP5 MIB_R58C28:MIB_DSP6 MIB_R58C28:MIB2_DSP6 MIB_R58C29:MIB_DSP7 MIB_R58C29:MIB2_DSP7 MIB_R58C30:MIB_DSP8 MIB_R58C30:MIB2_DSP8 enum: MULT18_4.REG_INPUTA_CLK NONE enum: MULT18_4.REG_INPUTA_CE CE0 enum: MULT18_4.REG_INPUTA_RST RST0 enum: MULT18_4.REG_INPUTB_CLK NONE enum: MULT18_4.REG_INPUTB_CE CE0 enum: MULT18_4.REG_INPUTB_RST RST0 enum: MULT18_4.REG_INPUTC_CLK NONE enum: MULT18_4.REG_PIPELINE_CLK NONE enum: MULT18_4.REG_PIPELINE_CE CE0 enum: MULT18_4.REG_PIPELINE_RST RST0 enum: MULT18_4.REG_OUTPUT_CLK NONE enum: MULT18_4.REG_OUTPUT_RST RST0 enum: MULT18_4.CLK0_DIV ENABLED enum: MULT18_4.CLK1_DIV ENABLED enum: MULT18_4.CLK2_DIV ENABLED enum: MULT18_4.CLK3_DIV ENABLED enum: MULT18_4.GSR ENABLED enum: MULT18_4.SOURCEB_MODE B_SHIFT enum: MULT18_4.RESETMODE SYNC enum: MULT18_4.MODE MULT18X18D enum: MULT18_4.CIBOUT_BYP ON enum: DSP_RIGHT.CIBOUT ON enum: MULT18_4.CLK0MUX CLK0 enum: MULT18_4.CLK1MUX CLK1 enum: MULT18_4.CLK2MUX CLK2 enum: MULT18_4.CLK3MUX CLK3 enum: MULT18_4.CE0MUX CE0 enum: MULT18_4.CE1MUX CE1 enum: MULT18_4.CE2MUX CE2 enum: MULT18_4.CE3MUX CE3 enum: MULT18_4.RST0MUX RST0 enum: MULT18_4.RST1MUX RST1 enum: MULT18_4.RST2MUX RST2 enum: MULT18_4.RST3MUX RST3 .tile_group MIB_R58C26:MIB_DSP4 MIB_R58C26:MIB2_DSP4 MIB_R58C27:MIB_DSP5 MIB_R58C27:MIB2_DSP5 MIB_R58C28:MIB_DSP6 MIB_R58C28:MIB2_DSP6 MIB_R58C29:MIB_DSP7 MIB_R58C29:MIB2_DSP7 MIB_R58C30:MIB_DSP8 MIB_R58C30:MIB2_DSP8 enum: MULT18_5.REG_INPUTA_CLK NONE enum: MULT18_5.REG_INPUTA_CE CE0 enum: MULT18_5.REG_INPUTA_RST RST0 enum: MULT18_5.REG_INPUTB_CLK NONE enum: MULT18_5.REG_INPUTB_CE CE0 enum: MULT18_5.REG_INPUTB_RST RST0 enum: MULT18_5.REG_INPUTC_CLK NONE enum: MULT18_5.REG_PIPELINE_CLK NONE enum: MULT18_5.REG_PIPELINE_CE CE0 enum: MULT18_5.REG_PIPELINE_RST RST0 enum: MULT18_5.REG_OUTPUT_CLK NONE enum: MULT18_5.CLK0_DIV ENABLED enum: MULT18_5.CLK1_DIV ENABLED enum: MULT18_5.CLK2_DIV ENABLED enum: MULT18_5.CLK3_DIV ENABLED enum: MULT18_5.GSR ENABLED enum: MULT18_5.SOURCEB_MODE B_SHIFT enum: MULT18_5.RESETMODE SYNC enum: MULT18_5.MODE MULT18X18D enum: MULT18_5.CIBOUT_BYP ON enum: DSP_RIGHT.CIBOUT ON enum: MULT18_5.CLK0MUX CLK0 enum: MULT18_5.CLK1MUX CLK1 enum: MULT18_5.CLK2MUX CLK2 enum: MULT18_5.CLK3MUX CLK3 enum: MULT18_5.CE0MUX CE0 enum: MULT18_5.CE1MUX CE1 enum: MULT18_5.CE2MUX CE2 enum: MULT18_5.CE3MUX CE3 enum: MULT18_5.RST0MUX RST0 enum: MULT18_5.RST1MUX RST1 enum: MULT18_5.RST2MUX RST2 enum: MULT18_5.RST3MUX RST3 .tile_group MIB_R58C22:MIB_DSP0 MIB_R58C22:MIB2_DSP0 MIB_R58C23:MIB_DSP1 MIB_R58C23:MIB2_DSP1 MIB_R58C24:MIB_DSP2 MIB_R58C24:MIB2_DSP2 MIB_R58C25:MIB_DSP3 MIB_R58C25:MIB2_DSP3 MIB_R58C26:MIB_DSP4 MIB_R58C26:MIB2_DSP4 enum: MULT18_1.REG_INPUTA_CLK NONE enum: MULT18_1.REG_INPUTA_CE CE0 enum: MULT18_1.REG_INPUTA_RST RST0 enum: MULT18_1.REG_INPUTB_CLK NONE enum: MULT18_1.REG_INPUTB_CE CE0 enum: MULT18_1.REG_INPUTB_RST RST0 enum: MULT18_1.REG_INPUTC_CLK NONE enum: MULT18_1.REG_PIPELINE_CLK NONE enum: MULT18_1.REG_PIPELINE_CE CE0 enum: MULT18_1.REG_PIPELINE_RST RST0 enum: MULT18_1.REG_OUTPUT_CLK NONE enum: MULT18_1.CLK0_DIV ENABLED enum: MULT18_1.CLK1_DIV ENABLED enum: MULT18_1.CLK2_DIV ENABLED enum: MULT18_1.CLK3_DIV ENABLED enum: MULT18_1.GSR ENABLED enum: MULT18_1.SOURCEB_MODE B_SHIFT enum: MULT18_1.RESETMODE SYNC enum: MULT18_1.MODE MULT18X18D enum: MULT18_1.CIBOUT_BYP ON enum: DSP_LEFT.CIBOUT ON enum: MULT18_1.CLK0MUX CLK0 enum: MULT18_1.CLK1MUX CLK1 enum: MULT18_1.CLK2MUX CLK2 enum: MULT18_1.CLK3MUX CLK3 enum: MULT18_1.CE0MUX CE0 enum: MULT18_1.CE1MUX CE1 enum: MULT18_1.CE2MUX CE2 enum: MULT18_1.CE3MUX CE3 enum: MULT18_1.RST0MUX RST0 enum: MULT18_1.RST1MUX RST1 enum: MULT18_1.RST2MUX RST2 enum: MULT18_1.RST3MUX RST3 .tile_group MIB_R58C17:MIB_DSP4 MIB_R58C17:MIB2_DSP4 MIB_R58C18:MIB_DSP5 MIB_R58C18:MIB2_DSP5 MIB_R58C19:MIB_DSP6 MIB_R58C19:MIB2_DSP6 MIB_R58C20:MIB_DSP7 MIB_R58C20:MIB2_DSP7 MIB_R58C21:MIB_DSP8 MIB_R58C21:MIB2_DSP8 enum: MULT18_5.REG_INPUTA_CLK NONE enum: MULT18_5.REG_INPUTA_CE CE0 enum: MULT18_5.REG_INPUTA_RST RST0 enum: MULT18_5.REG_INPUTB_CLK NONE enum: MULT18_5.REG_INPUTB_CE CE0 enum: MULT18_5.REG_INPUTB_RST RST0 enum: MULT18_5.REG_INPUTC_CLK NONE enum: MULT18_5.REG_PIPELINE_CLK NONE enum: MULT18_5.REG_PIPELINE_CE CE0 enum: MULT18_5.REG_PIPELINE_RST RST0 enum: MULT18_5.REG_OUTPUT_CLK NONE enum: MULT18_5.CLK0_DIV ENABLED enum: MULT18_5.CLK1_DIV ENABLED enum: MULT18_5.CLK2_DIV ENABLED enum: MULT18_5.CLK3_DIV ENABLED enum: MULT18_5.GSR ENABLED enum: MULT18_5.SOURCEB_MODE B_SHIFT enum: MULT18_5.RESETMODE SYNC enum: MULT18_5.MODE MULT18X18D enum: MULT18_5.CIBOUT_BYP ON enum: DSP_RIGHT.CIBOUT ON enum: MULT18_5.CLK0MUX CLK0 enum: MULT18_5.CLK1MUX CLK1 enum: MULT18_5.CLK2MUX CLK2 enum: MULT18_5.CLK3MUX CLK3 enum: MULT18_5.CE0MUX CE0 enum: MULT18_5.CE1MUX CE1 enum: MULT18_5.CE2MUX CE2 enum: MULT18_5.CE3MUX CE3 enum: MULT18_5.RST0MUX RST0 enum: MULT18_5.RST1MUX RST1 enum: MULT18_5.RST2MUX RST2 enum: MULT18_5.RST3MUX RST3